mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-25 14:56:03 +00:00
remoteproc: k3-dsp: Enable C71x support for AM62A
AM62A SoC has a single C71x DSP subsystem with analytics engine in main voltage domain. Extend support to AM62A with compatible strings. Signed-off-by: Hari Nagalla <hnagalla@ti.com> Reviewed-by: Devarsh Thakkar <devarsht@ti.com>
This commit is contained in:
parent
37ea47d266
commit
a5366098b6
1 changed files with 11 additions and 2 deletions
|
@ -339,7 +339,8 @@ static int k3_dsp_of_get_memories(struct udevice *dev)
|
||||||
for (i = 0; i < dsp->num_mems; i++) {
|
for (i = 0; i < dsp->num_mems; i++) {
|
||||||
/* C71 cores only have a L1P Cache, there are no L1P SRAMs */
|
/* C71 cores only have a L1P Cache, there are no L1P SRAMs */
|
||||||
if (((device_is_compatible(dev, "ti,j721e-c71-dsp")) ||
|
if (((device_is_compatible(dev, "ti,j721e-c71-dsp")) ||
|
||||||
(device_is_compatible(dev, "ti,j721s2-c71-dsp"))) &&
|
(device_is_compatible(dev, "ti,j721s2-c71-dsp")) ||
|
||||||
|
(device_is_compatible(dev, "ti,am62a-c7xv-dsp"))) &&
|
||||||
!strcmp(mem_names[i], "l1pram")) {
|
!strcmp(mem_names[i], "l1pram")) {
|
||||||
dsp->mem[i].bus_addr = FDT_ADDR_T_NONE;
|
dsp->mem[i].bus_addr = FDT_ADDR_T_NONE;
|
||||||
dsp->mem[i].dev_addr = FDT_ADDR_T_NONE;
|
dsp->mem[i].dev_addr = FDT_ADDR_T_NONE;
|
||||||
|
@ -347,7 +348,14 @@ static int k3_dsp_of_get_memories(struct udevice *dev)
|
||||||
dsp->mem[i].size = 0;
|
dsp->mem[i].size = 0;
|
||||||
continue;
|
continue;
|
||||||
}
|
}
|
||||||
|
if (device_is_compatible(dev, "ti,am62a-c7xv-dsp") &&
|
||||||
|
!strcmp(mem_names[i], "l1dram")) {
|
||||||
|
dsp->mem[i].bus_addr = FDT_ADDR_T_NONE;
|
||||||
|
dsp->mem[i].dev_addr = FDT_ADDR_T_NONE;
|
||||||
|
dsp->mem[i].cpu_addr = NULL;
|
||||||
|
dsp->mem[i].size = 0;
|
||||||
|
continue;
|
||||||
|
}
|
||||||
dsp->mem[i].bus_addr = dev_read_addr_size_name(dev, mem_names[i],
|
dsp->mem[i].bus_addr = dev_read_addr_size_name(dev, mem_names[i],
|
||||||
(fdt_addr_t *)&dsp->mem[i].size);
|
(fdt_addr_t *)&dsp->mem[i].size);
|
||||||
if (dsp->mem[i].bus_addr == FDT_ADDR_T_NONE) {
|
if (dsp->mem[i].bus_addr == FDT_ADDR_T_NONE) {
|
||||||
|
@ -459,6 +467,7 @@ static const struct udevice_id k3_dsp_ids[] = {
|
||||||
{ .compatible = "ti,j721e-c66-dsp", .data = (ulong)&c66_data, },
|
{ .compatible = "ti,j721e-c66-dsp", .data = (ulong)&c66_data, },
|
||||||
{ .compatible = "ti,j721e-c71-dsp", .data = (ulong)&c71_data, },
|
{ .compatible = "ti,j721e-c71-dsp", .data = (ulong)&c71_data, },
|
||||||
{ .compatible = "ti,j721s2-c71-dsp", .data = (ulong)&c71_data, },
|
{ .compatible = "ti,j721s2-c71-dsp", .data = (ulong)&c71_data, },
|
||||||
|
{ .compatible = "ti,am62a-c7xv-dsp", .data = (ulong)&c71_data, },
|
||||||
{}
|
{}
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue