Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-05-09 03:21:51 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

drivers: ddr: util.c: Fix divide by zero issue

Browse source 
Fix possible divide by zero issue in get_memory_clk_period_ps
by adding a check

Signed-off-by: Priyanka Singh <priyanka.singh@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Priyanka Singh 2021-08-19 11:39:01 +05:30 • committed by Priyanka Jain
parent f8ed905900
commit a1932ece70
1 changed files with 8 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

12
drivers/ddr/fsl/util.c
View file

@ -1,6 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0
/* /*
* Copyright 2008-2014 Freescale Semiconductor, Inc. * Copyright 2008-2014 Freescale Semiconductor, Inc.
* Copyright 2021 NXP
*/ */
#include <common.h> #include <common.h>
@ -75,10 +76,13 @@ unsigned int get_memory_clk_period_ps(const unsigned int ctrl_num)
/* Round to nearest 10ps, being careful about 64-bit multiply/divide */ /* Round to nearest 10ps, being careful about 64-bit multiply/divide */
unsigned long long rem, mclk_ps = ULL_2E12; unsigned long long rem, mclk_ps = ULL_2E12;
if (data_rate) {
/* Now perform the big divide, the result fits in 32-bits */ /* Now perform the big divide, the result fits in 32-bits */
rem = do_div(mclk_ps, data_rate); rem = do_div(mclk_ps, data_rate);
result = (rem >= (data_rate >> 1)) ? mclk_ps + 1 : mclk_ps; result = (rem >= (data_rate >> 1)) ? mclk_ps + 1 : mclk_ps;
} else {
result = 0;
}
return result; return result;
} }