mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-17 10:24:49 +00:00
arm: renesas: Fix RZ/G2L GICR base address
When support for the Renesas RZ/G2L SoC was added, the GICR base address
for CPU1 was accidentally used. We should instead supply the GICR base
address for CPU0 so that interrupts are correctly configured for the
CPU core that U-Boot is actually using.
Fixes: 387d4275ab
("arm: rmobile: Add basic RZ/G2L family support")
Signed-off-by: Paul Barker <paul.barker.ct@bp.renesas.com>
This commit is contained in:
parent
2badc6529b
commit
9d81a9ff99
1 changed files with 1 additions and 1 deletions
|
@ -8,6 +8,6 @@
|
|||
#define __ASM_ARCH_RZG2L_H
|
||||
|
||||
#define GICD_BASE 0x11900000
|
||||
#define GICR_BASE 0x11960000
|
||||
#define GICR_BASE 0x11940000
|
||||
|
||||
#endif /* __ASM_ARCH_RZG2L_H */
|
||||
|
|
Loading…
Add table
Reference in a new issue