mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-08 19:11:53 +00:00
driver/ddr: Add support for setting timing in hws_topology_map
The DDR3 training code for Marvell A38X currently computes 1t timing when given board topology map of the Turris Omnia, but Omnia needs 2t. This patch adds support for enforcing the 2t timing in struct hws_topology_map, through a new enum hws_timing, which can assume following values: HWS_TIM_DEFAULT - default behaviour, compute whether to enable 2t from the number of CSs HWS_TIM_1T - enforce 1t HWS_TIM_2T - enforce 2t This patch also sets all the board topology maps (db-88f6820-amc, db-88f6820-gp, controlcenterdc and clearfog) to have timing set to HWS_TIM_DEFAULT. Signed-off-by: Marek Behun <marek.behun@nic.cz> Reviewed-by: Stefan Roese <sr@denx.de> Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
8d3a25685e
commit
90bcc3d38d
6 changed files with 23 additions and 4 deletions
|
@ -308,6 +308,7 @@ int hws_ddr3_tip_init_controller(u32 dev_num, struct init_cntr_param *init_cntr_
|
|||
enum hws_speed_bin speed_bin_index = SPEED_BIN_DDR_2133N;
|
||||
enum hws_mem_size memory_size = MEM_2G;
|
||||
enum hws_ddr_freq freq = init_freq;
|
||||
enum hws_timing timing;
|
||||
u32 cs_mask = 0;
|
||||
u32 cl_value = 0, cwl_val = 0;
|
||||
u32 refresh_interval_cnt = 0, bus_cnt = 0, adll_tap = 0;
|
||||
|
@ -569,8 +570,13 @@ int hws_ddr3_tip_init_controller(u32 dev_num, struct init_cntr_param *init_cntr_
|
|||
DUNIT_CONTROL_HIGH_REG,
|
||||
(init_cntr_prm->msys_init << 7), (1 << 7)));
|
||||
|
||||
timing = tm->interface_params[if_id].timing;
|
||||
|
||||
if (mode2_t != 0xff) {
|
||||
t2t = mode2_t;
|
||||
} else if (timing != HWS_TIM_DEFAULT) {
|
||||
/* Board topology map is forcing timing */
|
||||
t2t = (timing == HWS_TIM_2T) ? 1 : 0;
|
||||
} else {
|
||||
/* calculate number of CS (per interface) */
|
||||
CHECK_STATUS(calc_cs_num
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue