mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-09 03:21:51 +00:00
mips: bmips: add bcm6345-rst driver support for BCM6328
This driver can control up to 32 clocks. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
efe8b9d012
commit
78118211fb
2 changed files with 31 additions and 0 deletions
24
include/dt-bindings/reset/bcm6328-reset.h
Normal file
24
include/dt-bindings/reset/bcm6328-reset.h
Normal file
|
@ -0,0 +1,24 @@
|
|||
/*
|
||||
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
|
||||
*
|
||||
* Derived from linux/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#ifndef __DT_BINDINGS_RESET_BCM6328_H
|
||||
#define __DT_BINDINGS_RESET_BCM6328_H
|
||||
|
||||
#define BCM6328_RST_SPI 0
|
||||
#define BCM6328_RST_EPHY 1
|
||||
#define BCM6328_RST_SAR 2
|
||||
#define BCM6328_RST_ENETSW 3
|
||||
#define BCM6328_RST_USBS 4
|
||||
#define BCM6328_RST_USBH 5
|
||||
#define BCM6328_RST_PCM 6
|
||||
#define BCM6328_RST_PCIE_CORE 7
|
||||
#define BCM6328_RST_PCIE 8
|
||||
#define BCM6328_RST_PCIE_EXT 9
|
||||
#define BCM6328_RST_PCIE_HARD 10
|
||||
|
||||
#endif /* __DT_BINDINGS_RESET_BCM6328_H */
|
Loading…
Add table
Add a link
Reference in a new issue