Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-05-09 03:21:51 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

ddr: altera: Clean up sdr_*_phase() part 9

Browse source 
The "d" variable is set to 0 in sdr_backup_phase() and is not used
at all in sdr_nonworking_phase(). Make it local and zap it respectively.

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut 2015-07-19 05:48:30 +02:00
parent a80f45346e
commit 49891df661
1 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

22
drivers/ddr/altera/sequencer.c
View file

@ -1403,12 +1403,11 @@ static int sdr_working_phase(uint32_t grp, uint32_t *work_bgn,
return -EINVAL; return -EINVAL;
} }
static void sdr_backup_phase(uint32_t grp, static void sdr_backup_phase(uint32_t grp, uint32_t *work_bgn,
uint32_t *work_bgn, uint32_t *v, uint32_t *d, uint32_t *v, uint32_t *p)
uint32_t *p)
{ {
uint32_t tmp_delay; u32 tmp_delay;
u32 bit_chk; u32 bit_chk, d;
/* Special case code for backing up a phase */ /* Special case code for backing up a phase */
if (*p == 0) { if (*p == 0) {
@ -1420,9 +1419,8 @@ static void sdr_backup_phase(uint32_t grp,
tmp_delay = *work_bgn - IO_DELAY_PER_OPA_TAP; tmp_delay = *work_bgn - IO_DELAY_PER_OPA_TAP;
scc_mgr_set_dqs_en_phase_all_ranks(grp, *p); scc_mgr_set_dqs_en_phase_all_ranks(grp, *p);
for (*d = 0; *d <= IO_DQS_EN_DELAY_MAX && tmp_delay < *work_bgn; for (d = 0; d <= IO_DQS_EN_DELAY_MAX && tmp_delay < *work_bgn; d++) {
(*d)++, tmp_delay += IO_DELAY_PER_DQS_EN_DCHAIN_TAP) { scc_mgr_set_dqs_en_delay_all_ranks(grp, d);
scc_mgr_set_dqs_en_delay_all_ranks(grp, *d);
if (rw_mgr_mem_calibrate_read_test_all_ranks(grp, 1, if (rw_mgr_mem_calibrate_read_test_all_ranks(grp, 1,
PASS_ONE_BIT, PASS_ONE_BIT,
@ -1430,6 +1428,8 @@ static void sdr_backup_phase(uint32_t grp,
*work_bgn = tmp_delay; *work_bgn = tmp_delay;
break; break;
} }
tmp_delay += IO_DELAY_PER_DQS_EN_DCHAIN_TAP;
} }
/* /*
@ -1445,7 +1445,7 @@ static void sdr_backup_phase(uint32_t grp,
scc_mgr_set_dqs_en_delay_all_ranks(grp, 0); scc_mgr_set_dqs_en_delay_all_ranks(grp, 0);
} }
static int sdr_nonworking_phase(uint32_t grp, uint32_t *v, uint32_t *d, static int sdr_nonworking_phase(uint32_t grp, uint32_t *v,
uint32_t *p, uint32_t *i, uint32_t *work_end) uint32_t *p, uint32_t *i, uint32_t *work_end)
{ {
int ret; int ret;
@ -1579,12 +1579,12 @@ static uint32_t rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase(uint32_t grp)
/* * step 3a: if we have room, back off by one and /* * step 3a: if we have room, back off by one and
increment in dtaps * */ increment in dtaps * */
sdr_backup_phase(grp, &work_bgn, &v, &d, &p); sdr_backup_phase(grp, &work_bgn, &v, &p);
/* ********************************************************* */ /* ********************************************************* */
/* * step 4a: go forward from working phase to non working /* * step 4a: go forward from working phase to non working
phase, increment in ptaps * */ phase, increment in ptaps * */
if (sdr_nonworking_phase(grp, &v, &d, &p, &i, &work_end)) if (sdr_nonworking_phase(grp, &v, &p, &i, &work_end))
return 0; return 0;
/* ********************************************************* */ /* ********************************************************* */