Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-27 07:51:38 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge branch 'master' of https://source.denx.de/u-boot/custodians/u-boot-riscv

Browse source 
CI: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/25312

- Fix warning
- Fix incorrect return value
This commit is contained in:
Tom Rini 2025-03-25 11:55:05 -06:00
commit 47f433d577
2 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
board/openpiton/riscv64/Kconfig
View file

@ -35,6 +35,5 @@ config BOARD_SPECIFIC_OPTIONS # dummy
imply SPL_SMP imply SPL_SMP
imply SPL_MMC imply SPL_MMC
imply SMP imply SMP
imply SPL_RISCV_MMODE
endif endif

6
drivers/clk/sophgo/clk-common.h
View file

@ -45,12 +45,14 @@ static inline u32 cv1800b_clk_getbit(void *base, struct cv1800b_clk_regbit *bit)
static inline u32 cv1800b_clk_setbit(void *base, struct cv1800b_clk_regbit *bit) static inline u32 cv1800b_clk_setbit(void *base, struct cv1800b_clk_regbit *bit)
{ {
return setbits_le32(base + bit->offset, BIT(bit->shift)); setbits_le32(base + bit->offset, BIT(bit->shift));
return 0;
} }
static inline u32 cv1800b_clk_clrbit(void *base, struct cv1800b_clk_regbit *bit) static inline u32 cv1800b_clk_clrbit(void *base, struct cv1800b_clk_regbit *bit)
{ {
return clrbits_le32(base + bit->offset, BIT(bit->shift)); clrbits_le32(base + bit->offset, BIT(bit->shift));
return 0;
} }
static inline u32 cv1800b_clk_getfield(void *base, static inline u32 cv1800b_clk_getfield(void *base,