mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-22 12:54:37 +00:00
stm32mp1: mmu_set_region_dcache_behaviour
Since commit d877f8fd0f
("arm: provide a function for boards init
code to modify MMU virtual-physical map") the parameter of
mmu_set_region_dcache_behaviour need to be MMU_SECTION_SIZE
aligned.
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
Reviewed-by: Patrice Chotard <patrice.chotard@st.com>
This commit is contained in:
parent
97f7e39def
commit
43fe9d2fda
1 changed files with 4 additions and 3 deletions
|
@ -225,8 +225,9 @@ static void early_enable_caches(void)
|
||||||
dcache_enable();
|
dcache_enable();
|
||||||
|
|
||||||
if (IS_ENABLED(CONFIG_SPL_BUILD))
|
if (IS_ENABLED(CONFIG_SPL_BUILD))
|
||||||
mmu_set_region_dcache_behaviour(STM32_SYSRAM_BASE,
|
mmu_set_region_dcache_behaviour(
|
||||||
STM32_SYSRAM_SIZE,
|
ALIGN(STM32_SYSRAM_BASE, MMU_SECTION_SIZE),
|
||||||
|
round_up(STM32_SYSRAM_SIZE, MMU_SECTION_SIZE),
|
||||||
DCACHE_DEFAULT_OPTION);
|
DCACHE_DEFAULT_OPTION);
|
||||||
else
|
else
|
||||||
mmu_set_region_dcache_behaviour(STM32_DDR_BASE, STM32_DDR_SIZE,
|
mmu_set_region_dcache_behaviour(STM32_DDR_BASE, STM32_DDR_SIZE,
|
||||||
|
|
Loading…
Add table
Reference in a new issue