Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-23 13:56:20 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

drivers: ram: Remove duplicate newlines

Browse source 
Drop all duplicate newlines. No functional change.

Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
This commit is contained in:
Marek Vasut 2024-07-20 14:40:50 +02:00 • committed by Tom Rini
parent 43262e78b1
commit 3ba14895d3
3 changed files with 0 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
drivers/ram/rockchip/dmc-rk3368.c
View file

@ -138,7 +138,6 @@ enum {
#define DDR3_MR2_TWL(n) \ #define DDR3_MR2_TWL(n) \
(((n - 5) & 0x7) << 3) (((n - 5) & 0x7) << 3)
#ifdef CONFIG_TPL_BUILD #ifdef CONFIG_TPL_BUILD
static void ddr_set_noc_spr_err_stall(struct rk3368_grf *grf, bool enable) static void ddr_set_noc_spr_err_stall(struct rk3368_grf *grf, bool enable)
@ -524,7 +523,6 @@ static int pctl_calc_timings(struct rk3368_sdram_params *params,
pctl_timing->tckesr = pctl_timing->tcke + 1; /* JESD-79: tCKE + 1tCK */ pctl_timing->tckesr = pctl_timing->tcke + 1; /* JESD-79: tCKE + 1tCK */
pctl_timing->tdpd = 0; /* RK3368 TRM: "allowed values for DDR3: 0" */ pctl_timing->tdpd = 0; /* RK3368 TRM: "allowed values for DDR3: 0" */
/* /*
* The controller can represent tFAW as 4x, 5x or 6x tRRD only. * The controller can represent tFAW as 4x, 5x or 6x tRRD only.
* We want to use the smallest multiplier that satisfies the tFAW * We want to use the smallest multiplier that satisfies the tFAW
@ -987,7 +985,6 @@ static struct ram_ops rk3368_dmc_ops = {
.get_info = rk3368_dmc_get_info, .get_info = rk3368_dmc_get_info,
}; };
static const struct udevice_id rk3368_dmc_ids[] = { static const struct udevice_id rk3368_dmc_ids[] = {
{ .compatible = "rockchip,rk3368-dmc" }, { .compatible = "rockchip,rk3368-dmc" },
{ } { }

2
drivers/ram/stm32_sdram.c
View file

@ -333,7 +333,6 @@ static int stm32_fmc_of_to_plat(struct udevice *dev)
return -EINVAL; return -EINVAL;
} }
params->bank_params[bank].sdram_timing = params->bank_params[bank].sdram_timing =
(struct stm32_sdram_timing *) (struct stm32_sdram_timing *)
ofnode_read_u8_array_ptr(bank_node, ofnode_read_u8_array_ptr(bank_node,
@ -346,7 +345,6 @@ static int stm32_fmc_of_to_plat(struct udevice *dev)
return -EINVAL; return -EINVAL;
} }
bank_params->sdram_ref_count = ofnode_read_u32_default(bank_node, bank_params->sdram_ref_count = ofnode_read_u32_default(bank_node,
"st,sdram-refcount", 8196); "st,sdram-refcount", 8196);
bank++; bank++;

1
drivers/ram/stm32mp1/stm32mp1_ddr.c
View file

@ -707,7 +707,6 @@ void stm32mp1_ddr_init(struct ddr_info *priv,
break; break;
} }
if (config->c_reg.mstr & DDRCTRL_MSTR_DDR3) if (config->c_reg.mstr & DDRCTRL_MSTR_DDR3)
ret = board_ddr_power_init(STM32MP_DDR3); ret = board_ddr_power_init(STM32MP_DDR3);
else if (config->c_reg.mstr & DDRCTRL_MSTR_LPDDR2) { else if (config->c_reg.mstr & DDRCTRL_MSTR_LPDDR2) {