Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-05-09 03:21:51 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

armv8/fsl-lsch3: Fix platform clock calculation

Browse source 
Platform clock is half of platform PLL. There is an additional divisor
in place. Clean up code copied from powerpc.

Signed-off-by: York Sun <yorksun@freescale.com>
This commit is contained in:
York Sun 2015-03-20 19:28:07 -07:00
parent f3f8c564a1
commit 19f9175027
1 changed files with 3 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

7
arch/arm/cpu/armv8/fsl-lsch3/speed.c
View file

@ -86,6 +86,8 @@ void get_sys_info(struct sys_info *sys_info)
sys_info->freq_systembus *= (in_le32(&gur->rcwsr[0]) >> sys_info->freq_systembus *= (in_le32(&gur->rcwsr[0]) >>
FSL_CHASSIS3_RCWSR0_SYS_PLL_RAT_SHIFT) & FSL_CHASSIS3_RCWSR0_SYS_PLL_RAT_SHIFT) &
FSL_CHASSIS3_RCWSR0_SYS_PLL_RAT_MASK; FSL_CHASSIS3_RCWSR0_SYS_PLL_RAT_MASK;
/* Platform clock is half of platform PLL */
sys_info->freq_systembus /= 2;
sys_info->freq_ddrbus *= (in_le32(&gur->rcwsr[0]) >> sys_info->freq_ddrbus *= (in_le32(&gur->rcwsr[0]) >>
FSL_CHASSIS3_RCWSR0_MEM_PLL_RAT_SHIFT) & FSL_CHASSIS3_RCWSR0_MEM_PLL_RAT_SHIFT) &
FSL_CHASSIS3_RCWSR0_MEM_PLL_RAT_MASK; FSL_CHASSIS3_RCWSR0_MEM_PLL_RAT_MASK;
@ -102,10 +104,7 @@ void get_sys_info(struct sys_info *sys_info)
offsetof(struct ccsr_clk_cluster_group, offsetof(struct ccsr_clk_cluster_group,
pllngsr[i%3].gsr)); pllngsr[i%3].gsr));
ratio[i] = (in_le32(offset) >> 1) & 0x3f; ratio[i] = (in_le32(offset) >> 1) & 0x3f;
if (ratio[i] > 4) freq_c_pll[i] = sysclk * ratio[i];
freq_c_pll[i] = sysclk * ratio[i];
else
freq_c_pll[i] = sys_info->freq_systembus * ratio[i];
} }
for_each_cpu(i, cpu, cpu_numcores(), cpu_mask()) { for_each_cpu(i, cpu, cpu_numcores(), cpu_mask()) {