Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-19 11:24:42 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

ARC: Cache: Move I$ entire operation to a separate function

Browse source 
Move instruction cache entire operation to a separate function
because we are planing to use it in other places like
sync_icache_dcache_all().

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
This commit is contained in:
Eugeniy Paltsev 2018-03-21 15:58:46 +03:00 • committed by Alexey Brodkin
parent 71621525c3
commit 16aeee81d9
1 changed files with 19 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
arch/arc/lib/cache.c
View file

@ -315,10 +315,13 @@ void icache_disable(void)
IC_CTRL_CACHE_DISABLE); IC_CTRL_CACHE_DISABLE);
} }
void invalidate_icache_all(void) /* IC supports only invalidation */
static inline void __ic_entire_invalidate(void)
{ {
if (!icache_status())
return;
/* Any write to IC_IVIC register triggers invalidation of entire I$ */ /* Any write to IC_IVIC register triggers invalidation of entire I$ */
if (icache_status()) {
write_aux_reg(ARC_AUX_IC_IVIC, 1); write_aux_reg(ARC_AUX_IC_IVIC, 1);
/* /*
* As per ARC HS databook (see chapter 5.3.3.2) * As per ARC HS databook (see chapter 5.3.3.2)
@ -330,6 +333,10 @@ void invalidate_icache_all(void)
read_aux_reg(ARC_AUX_IC_CTRL); /* blocks */ read_aux_reg(ARC_AUX_IC_CTRL); /* blocks */
} }
void invalidate_icache_all(void)
{
__ic_entire_invalidate();
#ifdef CONFIG_ISA_ARCV2 #ifdef CONFIG_ISA_ARCV2
if (slc_exists) if (slc_exists)
__slc_entire_op(OP_INV); __slc_entire_op(OP_INV);