Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-05-09 03:21:51 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

imx8m: ddr_init: Move ddr_init() messages to debug level

Browse source 
Currently inside ddr_init() there is a mix of printf() and debug()
level messages.

Since this type of information is useful for debug purposes,
convert all of them to debug level for consistency.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Fabio Estevam 2019-12-11 17:37:09 -03:00 • committed by Stefano Babic
parent 89c832cfe7
commit 0d3bc81391
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
drivers/ddr/imx/imx8m/ddr_init.c
View file

@ -24,7 +24,7 @@ void ddr_init(struct dram_timing_info *dram_timing)
{ {
unsigned int tmp, initial_drate, target_freq; unsigned int tmp, initial_drate, target_freq;
printf("DDRINFO: start DRAM init\n"); debug("DDRINFO: start DRAM init\n");
/* Step1: Follow the power up procedure */ /* Step1: Follow the power up procedure */
if (is_imx8mq()) { if (is_imx8mq()) {
@ -109,7 +109,7 @@ void ddr_init(struct dram_timing_info *dram_timing)
tmp = reg32_read(DDRPHY_CalBusy(0)); tmp = reg32_read(DDRPHY_CalBusy(0));
} while ((tmp & 0x1)); } while ((tmp & 0x1));
printf("DDRINFO:ddrphy calibration done\n"); debug("DDRINFO:ddrphy calibration done\n");
/* Step15: Set SWCTL.sw_done to 0 */ /* Step15: Set SWCTL.sw_done to 0 */
reg32_write(DDRC_SWCTL(0), 0x00000000); reg32_write(DDRC_SWCTL(0), 0x00000000);
@ -161,7 +161,7 @@ void ddr_init(struct dram_timing_info *dram_timing)
/* enable port 0 */ /* enable port 0 */
reg32_write(DDRC_PCTRL_0(0), 0x00000001); reg32_write(DDRC_PCTRL_0(0), 0x00000001);
printf("DDRINFO: ddrmix config done\n"); debug("DDRINFO: ddrmix config done\n");
/* save the dram timing config into memory */ /* save the dram timing config into memory */
dram_config_save(dram_timing, CONFIG_SAVED_DRAM_TIMING_BASE); dram_config_save(dram_timing, CONFIG_SAVED_DRAM_TIMING_BASE);