mirror of
https://abf.rosa.ru/djam/kernel-5.16.git
synced 2025-02-23 22:12:48 +00:00
332 lines
12 KiB
Diff
332 lines
12 KiB
Diff
# from https://patchwork.kernel.org/project/linux-wireless/patch/70e27cbc652cbdb78277b9c691a3a5ba02653afb.1641540175.git.objelf@gmail.com/
|
|
|
|
diff -ruN a/drivers/net/wireless/mediatek/mt76/mt7921/dma.c b/drivers/net/wireless/mediatek/mt76/mt7921/dma.c
|
|
--- a/drivers/net/wireless/mediatek/mt76/mt7921/dma.c 2022-01-10 07:55:34.000000000 +0900
|
|
+++ b/drivers/net/wireless/mediatek/mt76/mt7921/dma.c 2022-04-07 15:30:48.732117575 +0900
|
|
@@ -78,110 +78,6 @@
|
|
mt76_wr(dev, MT_WFDMA0_TX_RING17_EXT_CTRL, PREFETCH(0x380, 0x4));
|
|
}
|
|
|
|
-static u32 __mt7921_reg_addr(struct mt7921_dev *dev, u32 addr)
|
|
-{
|
|
- static const struct {
|
|
- u32 phys;
|
|
- u32 mapped;
|
|
- u32 size;
|
|
- } fixed_map[] = {
|
|
- { 0x820d0000, 0x30000, 0x10000 }, /* WF_LMAC_TOP (WF_WTBLON) */
|
|
- { 0x820ed000, 0x24800, 0x0800 }, /* WF_LMAC_TOP BN0 (WF_MIB) */
|
|
- { 0x820e4000, 0x21000, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_TMAC) */
|
|
- { 0x820e7000, 0x21e00, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_DMA) */
|
|
- { 0x820eb000, 0x24200, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_LPON) */
|
|
- { 0x820e2000, 0x20800, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_AGG) */
|
|
- { 0x820e3000, 0x20c00, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_ARB) */
|
|
- { 0x820e5000, 0x21400, 0x0800 }, /* WF_LMAC_TOP BN0 (WF_RMAC) */
|
|
- { 0x00400000, 0x80000, 0x10000 }, /* WF_MCU_SYSRAM */
|
|
- { 0x00410000, 0x90000, 0x10000 }, /* WF_MCU_SYSRAM (configure register) */
|
|
- { 0x40000000, 0x70000, 0x10000 }, /* WF_UMAC_SYSRAM */
|
|
- { 0x54000000, 0x02000, 0x1000 }, /* WFDMA PCIE0 MCU DMA0 */
|
|
- { 0x55000000, 0x03000, 0x1000 }, /* WFDMA PCIE0 MCU DMA1 */
|
|
- { 0x58000000, 0x06000, 0x1000 }, /* WFDMA PCIE1 MCU DMA0 (MEM_DMA) */
|
|
- { 0x59000000, 0x07000, 0x1000 }, /* WFDMA PCIE1 MCU DMA1 */
|
|
- { 0x7c000000, 0xf0000, 0x10000 }, /* CONN_INFRA */
|
|
- { 0x7c020000, 0xd0000, 0x10000 }, /* CONN_INFRA, WFDMA */
|
|
- { 0x7c060000, 0xe0000, 0x10000 }, /* CONN_INFRA, conn_host_csr_top */
|
|
- { 0x80020000, 0xb0000, 0x10000 }, /* WF_TOP_MISC_OFF */
|
|
- { 0x81020000, 0xc0000, 0x10000 }, /* WF_TOP_MISC_ON */
|
|
- { 0x820c0000, 0x08000, 0x4000 }, /* WF_UMAC_TOP (PLE) */
|
|
- { 0x820c8000, 0x0c000, 0x2000 }, /* WF_UMAC_TOP (PSE) */
|
|
- { 0x820cc000, 0x0e000, 0x1000 }, /* WF_UMAC_TOP (PP) */
|
|
- { 0x820cd000, 0x0f000, 0x1000 }, /* WF_MDP_TOP */
|
|
- { 0x820ce000, 0x21c00, 0x0200 }, /* WF_LMAC_TOP (WF_SEC) */
|
|
- { 0x820cf000, 0x22000, 0x1000 }, /* WF_LMAC_TOP (WF_PF) */
|
|
- { 0x820e0000, 0x20000, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_CFG) */
|
|
- { 0x820e1000, 0x20400, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_TRB) */
|
|
- { 0x820e9000, 0x23400, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_WTBLOFF) */
|
|
- { 0x820ea000, 0x24000, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_ETBF) */
|
|
- { 0x820ec000, 0x24600, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_INT) */
|
|
- { 0x820f0000, 0xa0000, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_CFG) */
|
|
- { 0x820f1000, 0xa0600, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_TRB) */
|
|
- { 0x820f2000, 0xa0800, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_AGG) */
|
|
- { 0x820f3000, 0xa0c00, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_ARB) */
|
|
- { 0x820f4000, 0xa1000, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_TMAC) */
|
|
- { 0x820f5000, 0xa1400, 0x0800 }, /* WF_LMAC_TOP BN1 (WF_RMAC) */
|
|
- { 0x820f7000, 0xa1e00, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_DMA) */
|
|
- { 0x820f9000, 0xa3400, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_WTBLOFF) */
|
|
- { 0x820fa000, 0xa4000, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_ETBF) */
|
|
- { 0x820fb000, 0xa4200, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_LPON) */
|
|
- { 0x820fc000, 0xa4600, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_INT) */
|
|
- { 0x820fd000, 0xa4800, 0x0800 }, /* WF_LMAC_TOP BN1 (WF_MIB) */
|
|
- };
|
|
- int i;
|
|
-
|
|
- if (addr < 0x100000)
|
|
- return addr;
|
|
-
|
|
- for (i = 0; i < ARRAY_SIZE(fixed_map); i++) {
|
|
- u32 ofs;
|
|
-
|
|
- if (addr < fixed_map[i].phys)
|
|
- continue;
|
|
-
|
|
- ofs = addr - fixed_map[i].phys;
|
|
- if (ofs > fixed_map[i].size)
|
|
- continue;
|
|
-
|
|
- return fixed_map[i].mapped + ofs;
|
|
- }
|
|
-
|
|
- if ((addr >= 0x18000000 && addr < 0x18c00000) ||
|
|
- (addr >= 0x70000000 && addr < 0x78000000) ||
|
|
- (addr >= 0x7c000000 && addr < 0x7c400000))
|
|
- return mt7921_reg_map_l1(dev, addr);
|
|
-
|
|
- dev_err(dev->mt76.dev, "Access currently unsupported address %08x\n",
|
|
- addr);
|
|
-
|
|
- return 0;
|
|
-}
|
|
-
|
|
-static u32 mt7921_rr(struct mt76_dev *mdev, u32 offset)
|
|
-{
|
|
- struct mt7921_dev *dev = container_of(mdev, struct mt7921_dev, mt76);
|
|
- u32 addr = __mt7921_reg_addr(dev, offset);
|
|
-
|
|
- return dev->bus_ops->rr(mdev, addr);
|
|
-}
|
|
-
|
|
-static void mt7921_wr(struct mt76_dev *mdev, u32 offset, u32 val)
|
|
-{
|
|
- struct mt7921_dev *dev = container_of(mdev, struct mt7921_dev, mt76);
|
|
- u32 addr = __mt7921_reg_addr(dev, offset);
|
|
-
|
|
- dev->bus_ops->wr(mdev, addr, val);
|
|
-}
|
|
-
|
|
-static u32 mt7921_rmw(struct mt76_dev *mdev, u32 offset, u32 mask, u32 val)
|
|
-{
|
|
- struct mt7921_dev *dev = container_of(mdev, struct mt7921_dev, mt76);
|
|
- u32 addr = __mt7921_reg_addr(dev, offset);
|
|
-
|
|
- return dev->bus_ops->rmw(mdev, addr, mask, val);
|
|
-}
|
|
-
|
|
static int mt7921_dma_disable(struct mt7921_dev *dev, bool force)
|
|
{
|
|
if (force) {
|
|
@@ -341,23 +237,8 @@
|
|
|
|
int mt7921_dma_init(struct mt7921_dev *dev)
|
|
{
|
|
- struct mt76_bus_ops *bus_ops;
|
|
int ret;
|
|
|
|
- dev->phy.dev = dev;
|
|
- dev->phy.mt76 = &dev->mt76.phy;
|
|
- dev->mt76.phy.priv = &dev->phy;
|
|
- dev->bus_ops = dev->mt76.bus;
|
|
- bus_ops = devm_kmemdup(dev->mt76.dev, dev->bus_ops, sizeof(*bus_ops),
|
|
- GFP_KERNEL);
|
|
- if (!bus_ops)
|
|
- return -ENOMEM;
|
|
-
|
|
- bus_ops->rr = mt7921_rr;
|
|
- bus_ops->wr = mt7921_wr;
|
|
- bus_ops->rmw = mt7921_rmw;
|
|
- dev->mt76.bus = bus_ops;
|
|
-
|
|
mt76_dma_attach(&dev->mt76);
|
|
|
|
ret = mt7921_dma_disable(dev, true);
|
|
diff -ruN a/drivers/net/wireless/mediatek/mt76/mt7921/mt7921.h b/drivers/net/wireless/mediatek/mt76/mt7921/mt7921.h
|
|
--- a/drivers/net/wireless/mediatek/mt76/mt7921/mt7921.h 2022-04-07 14:57:32.438280351 +0900
|
|
+++ b/drivers/net/wireless/mediatek/mt76/mt7921/mt7921.h 2022-04-07 15:31:08.405115971 +0900
|
|
@@ -452,6 +452,7 @@
|
|
int mt7921s_wfsys_reset(struct mt7921_dev *dev);
|
|
int mt7921s_mac_reset(struct mt7921_dev *dev);
|
|
int mt7921s_init_reset(struct mt7921_dev *dev);
|
|
+int __mt7921e_mcu_drv_pmctrl(struct mt7921_dev *dev);
|
|
int mt7921e_mcu_drv_pmctrl(struct mt7921_dev *dev);
|
|
int mt7921e_mcu_fw_pmctrl(struct mt7921_dev *dev);
|
|
|
|
diff -ruN a/drivers/net/wireless/mediatek/mt76/mt7921/pci.c b/drivers/net/wireless/mediatek/mt76/mt7921/pci.c
|
|
--- a/drivers/net/wireless/mediatek/mt76/mt7921/pci.c 2022-04-07 14:57:32.438280351 +0900
|
|
+++ b/drivers/net/wireless/mediatek/mt76/mt7921/pci.c 2022-04-07 15:34:12.630100949 +0900
|
|
@@ -119,6 +119,110 @@
|
|
mt76_free_device(&dev->mt76);
|
|
}
|
|
|
|
+static u32 __mt7921_reg_addr(struct mt7921_dev *dev, u32 addr)
|
|
+{
|
|
+ static const struct {
|
|
+ u32 phys;
|
|
+ u32 mapped;
|
|
+ u32 size;
|
|
+ } fixed_map[] = {
|
|
+ { 0x820d0000, 0x30000, 0x10000 }, /* WF_LMAC_TOP (WF_WTBLON) */
|
|
+ { 0x820ed000, 0x24800, 0x0800 }, /* WF_LMAC_TOP BN0 (WF_MIB) */
|
|
+ { 0x820e4000, 0x21000, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_TMAC) */
|
|
+ { 0x820e7000, 0x21e00, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_DMA) */
|
|
+ { 0x820eb000, 0x24200, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_LPON) */
|
|
+ { 0x820e2000, 0x20800, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_AGG) */
|
|
+ { 0x820e3000, 0x20c00, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_ARB) */
|
|
+ { 0x820e5000, 0x21400, 0x0800 }, /* WF_LMAC_TOP BN0 (WF_RMAC) */
|
|
+ { 0x00400000, 0x80000, 0x10000 }, /* WF_MCU_SYSRAM */
|
|
+ { 0x00410000, 0x90000, 0x10000 }, /* WF_MCU_SYSRAM (configure register) */
|
|
+ { 0x40000000, 0x70000, 0x10000 }, /* WF_UMAC_SYSRAM */
|
|
+ { 0x54000000, 0x02000, 0x1000 }, /* WFDMA PCIE0 MCU DMA0 */
|
|
+ { 0x55000000, 0x03000, 0x1000 }, /* WFDMA PCIE0 MCU DMA1 */
|
|
+ { 0x58000000, 0x06000, 0x1000 }, /* WFDMA PCIE1 MCU DMA0 (MEM_DMA) */
|
|
+ { 0x59000000, 0x07000, 0x1000 }, /* WFDMA PCIE1 MCU DMA1 */
|
|
+ { 0x7c000000, 0xf0000, 0x10000 }, /* CONN_INFRA */
|
|
+ { 0x7c020000, 0xd0000, 0x10000 }, /* CONN_INFRA, WFDMA */
|
|
+ { 0x7c060000, 0xe0000, 0x10000 }, /* CONN_INFRA, conn_host_csr_top */
|
|
+ { 0x80020000, 0xb0000, 0x10000 }, /* WF_TOP_MISC_OFF */
|
|
+ { 0x81020000, 0xc0000, 0x10000 }, /* WF_TOP_MISC_ON */
|
|
+ { 0x820c0000, 0x08000, 0x4000 }, /* WF_UMAC_TOP (PLE) */
|
|
+ { 0x820c8000, 0x0c000, 0x2000 }, /* WF_UMAC_TOP (PSE) */
|
|
+ { 0x820cc000, 0x0e000, 0x1000 }, /* WF_UMAC_TOP (PP) */
|
|
+ { 0x820cd000, 0x0f000, 0x1000 }, /* WF_MDP_TOP */
|
|
+ { 0x820ce000, 0x21c00, 0x0200 }, /* WF_LMAC_TOP (WF_SEC) */
|
|
+ { 0x820cf000, 0x22000, 0x1000 }, /* WF_LMAC_TOP (WF_PF) */
|
|
+ { 0x820e0000, 0x20000, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_CFG) */
|
|
+ { 0x820e1000, 0x20400, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_TRB) */
|
|
+ { 0x820e9000, 0x23400, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_WTBLOFF) */
|
|
+ { 0x820ea000, 0x24000, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_ETBF) */
|
|
+ { 0x820ec000, 0x24600, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_INT) */
|
|
+ { 0x820f0000, 0xa0000, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_CFG) */
|
|
+ { 0x820f1000, 0xa0600, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_TRB) */
|
|
+ { 0x820f2000, 0xa0800, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_AGG) */
|
|
+ { 0x820f3000, 0xa0c00, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_ARB) */
|
|
+ { 0x820f4000, 0xa1000, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_TMAC) */
|
|
+ { 0x820f5000, 0xa1400, 0x0800 }, /* WF_LMAC_TOP BN1 (WF_RMAC) */
|
|
+ { 0x820f7000, 0xa1e00, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_DMA) */
|
|
+ { 0x820f9000, 0xa3400, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_WTBLOFF) */
|
|
+ { 0x820fa000, 0xa4000, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_ETBF) */
|
|
+ { 0x820fb000, 0xa4200, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_LPON) */
|
|
+ { 0x820fc000, 0xa4600, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_INT) */
|
|
+ { 0x820fd000, 0xa4800, 0x0800 }, /* WF_LMAC_TOP BN1 (WF_MIB) */
|
|
+ };
|
|
+ int i;
|
|
+
|
|
+ if (addr < 0x100000)
|
|
+ return addr;
|
|
+
|
|
+ for (i = 0; i < ARRAY_SIZE(fixed_map); i++) {
|
|
+ u32 ofs;
|
|
+
|
|
+ if (addr < fixed_map[i].phys)
|
|
+ continue;
|
|
+
|
|
+ ofs = addr - fixed_map[i].phys;
|
|
+ if (ofs > fixed_map[i].size)
|
|
+ continue;
|
|
+
|
|
+ return fixed_map[i].mapped + ofs;
|
|
+ }
|
|
+
|
|
+ if ((addr >= 0x18000000 && addr < 0x18c00000) ||
|
|
+ (addr >= 0x70000000 && addr < 0x78000000) ||
|
|
+ (addr >= 0x7c000000 && addr < 0x7c400000))
|
|
+ return mt7921_reg_map_l1(dev, addr);
|
|
+
|
|
+ dev_err(dev->mt76.dev, "Access currently unsupported address %08x\n",
|
|
+ addr);
|
|
+
|
|
+ return 0;
|
|
+}
|
|
+
|
|
+static u32 mt7921_rr(struct mt76_dev *mdev, u32 offset)
|
|
+{
|
|
+ struct mt7921_dev *dev = container_of(mdev, struct mt7921_dev, mt76);
|
|
+ u32 addr = __mt7921_reg_addr(dev, offset);
|
|
+
|
|
+ return dev->bus_ops->rr(mdev, addr);
|
|
+}
|
|
+
|
|
+static void mt7921_wr(struct mt76_dev *mdev, u32 offset, u32 val)
|
|
+{
|
|
+ struct mt7921_dev *dev = container_of(mdev, struct mt7921_dev, mt76);
|
|
+ u32 addr = __mt7921_reg_addr(dev, offset);
|
|
+
|
|
+ dev->bus_ops->wr(mdev, addr, val);
|
|
+}
|
|
+
|
|
+static u32 mt7921_rmw(struct mt76_dev *mdev, u32 offset, u32 mask, u32 val)
|
|
+{
|
|
+ struct mt7921_dev *dev = container_of(mdev, struct mt7921_dev, mt76);
|
|
+ u32 addr = __mt7921_reg_addr(dev, offset);
|
|
+
|
|
+ return dev->bus_ops->rmw(mdev, addr, mask, val);
|
|
+}
|
|
+
|
|
static int mt7921_pci_probe(struct pci_dev *pdev,
|
|
const struct pci_device_id *id)
|
|
{
|
|
@@ -148,7 +252,7 @@
|
|
.drv_own = mt7921e_mcu_drv_pmctrl,
|
|
.fw_own = mt7921e_mcu_fw_pmctrl,
|
|
};
|
|
-
|
|
+ struct mt76_bus_ops *bus_ops;
|
|
struct mt7921_dev *dev;
|
|
struct mt76_dev *mdev;
|
|
int ret;
|
|
@@ -186,6 +290,25 @@
|
|
|
|
mt76_mmio_init(&dev->mt76, pcim_iomap_table(pdev)[0]);
|
|
tasklet_init(&dev->irq_tasklet, mt7921_irq_tasklet, (unsigned long)dev);
|
|
+
|
|
+ dev->phy.dev = dev;
|
|
+ dev->phy.mt76 = &dev->mt76.phy;
|
|
+ dev->mt76.phy.priv = &dev->phy;
|
|
+ dev->bus_ops = dev->mt76.bus;
|
|
+ bus_ops = devm_kmemdup(dev->mt76.dev, dev->bus_ops, sizeof(*bus_ops),
|
|
+ GFP_KERNEL);
|
|
+ if (!bus_ops)
|
|
+ return -ENOMEM;
|
|
+
|
|
+ bus_ops->rr = mt7921_rr;
|
|
+ bus_ops->wr = mt7921_wr;
|
|
+ bus_ops->rmw = mt7921_rmw;
|
|
+ dev->mt76.bus = bus_ops;
|
|
+
|
|
+ ret = __mt7921e_mcu_drv_pmctrl(dev);
|
|
+ if (ret)
|
|
+ return ret;
|
|
+
|
|
mdev->rev = (mt7921_l1_rr(dev, MT_HW_CHIPID) << 16) |
|
|
(mt7921_l1_rr(dev, MT_HW_REV) & 0xff);
|
|
dev_err(mdev->dev, "ASIC revision: %04x\n", mdev->rev);
|
|
diff -ruN a/drivers/net/wireless/mediatek/mt76/mt7921/pci_mcu.c b/drivers/net/wireless/mediatek/mt76/mt7921/pci_mcu.c
|
|
--- a/drivers/net/wireless/mediatek/mt76/mt7921/pci_mcu.c 2022-04-07 14:57:32.438280351 +0900
|
|
+++ b/drivers/net/wireless/mediatek/mt76/mt7921/pci_mcu.c 2022-04-07 15:39:36.876074511 +0900
|
|
@@ -45,6 +45,7 @@
|
|
.mcu_restart = mt7921_mcu_restart,
|
|
};
|
|
int err;
|
|
+ int __mt7921e_mcu_drv_pmctrl(struct mt7921_dev *dev)
|
|
|
|
dev->mt76.mcu_ops = &mt7921_mcu_ops;
|
|
|
|
@@ -75,8 +76,19 @@
|
|
if (i == MT7921_DRV_OWN_RETRY_COUNT) {
|
|
dev_err(dev->mt76.dev, "driver own failed\n");
|
|
err = -EIO;
|
|
- goto out;
|
|
}
|
|
+ return err;
|
|
+}
|
|
+
|
|
+int mt7921e_mcu_drv_pmctrl(struct mt7921_dev *dev)
|
|
+{
|
|
+ struct mt76_phy *mphy = &dev->mt76.phy;
|
|
+ struct mt76_connac_pm *pm = &dev->pm;
|
|
+ int err;
|
|
+
|
|
+ err = __mt7921e_mcu_drv_pmctrl(dev);
|
|
+ if (err < 0)
|
|
+ goto out;
|
|
|
|
mt7921_wpdma_reinit_cond(dev);
|
|
clear_bit(MT76_STATE_PM, &mphy->state);
|