mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 10:04:26 +00:00
814ce2f9ef
The phy porting layer uses defaults defined in "phy-default-porting-layer.h" when board specific file "phy-porting-layer.h" is not found. Because of the regression the board specific directory was not included, therefore all boards used default parameters. Change-Id: I66e5e6eb8a39cca5aeeb4de6dab2ceddc39c1e31 Signed-off-by: Grzegorz Jaszczyk <jaz@semihalf.com>
130 lines
4 KiB
Makefile
130 lines
4 KiB
Makefile
#
|
|
# Copyright (C) 2016 - 2020 Marvell International Ltd.
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
# https://spdx.org/licenses
|
|
|
|
include tools/marvell/doimage/doimage.mk
|
|
|
|
PLAT_FAMILY := a8k
|
|
PLAT_INCLUDE_BASE := include/plat/marvell/armada/$(PLAT_FAMILY)
|
|
PLAT_COMMON_BASE := plat/marvell/armada/a8k/common
|
|
MARVELL_DRV_BASE := drivers/marvell
|
|
MARVELL_COMMON_BASE := plat/marvell/armada/common
|
|
|
|
MARVELL_SVC_TEST := 0
|
|
$(eval $(call add_define,MARVELL_SVC_TEST))
|
|
|
|
ERRATA_A72_859971 := 1
|
|
|
|
# Enable MSS support for a8k family
|
|
MSS_SUPPORT := 1
|
|
|
|
# Disable EL3 cache for power management
|
|
BL31_CACHE_DISABLE := 0
|
|
$(eval $(call add_define,BL31_CACHE_DISABLE))
|
|
|
|
$(eval $(call add_define,PCI_EP_SUPPORT))
|
|
$(eval $(call assert_boolean,PCI_EP_SUPPORT))
|
|
|
|
AP_NUM := 1
|
|
$(eval $(call add_define,AP_NUM))
|
|
|
|
DOIMAGEPATH ?= tools/marvell/doimage
|
|
DOIMAGETOOL ?= ${DOIMAGEPATH}/doimage
|
|
|
|
ROM_BIN_EXT ?= $(BUILD_PLAT)/ble.bin
|
|
DOIMAGE_FLAGS += -b $(ROM_BIN_EXT) $(NAND_DOIMAGE_FLAGS) $(DOIMAGE_SEC_FLAGS)
|
|
|
|
# Check whether to build system_power.c for the platform
|
|
ifneq ("$(wildcard $(PLAT_FAMILY_BASE)/$(PLAT)/board/system_power.c)","")
|
|
SYSTEM_POWER_SUPPORT = 1
|
|
else
|
|
SYSTEM_POWER_SUPPORT = 0
|
|
endif
|
|
|
|
# This define specifies DDR type for BLE
|
|
$(eval $(call add_define,CONFIG_DDR4))
|
|
|
|
MARVELL_GIC_SOURCES := drivers/arm/gic/common/gic_common.c \
|
|
drivers/arm/gic/v2/gicv2_main.c \
|
|
drivers/arm/gic/v2/gicv2_helpers.c \
|
|
plat/common/plat_gicv2.c
|
|
|
|
PLAT_INCLUDES := -I$(BOARD_DIR) \
|
|
-I$(BOARD_DIR)/board \
|
|
-I$(PLAT_COMMON_BASE)/include \
|
|
-I$(PLAT_INCLUDE_BASE)/common
|
|
|
|
PLAT_BL_COMMON_SOURCES := $(PLAT_COMMON_BASE)/aarch64/a8k_common.c \
|
|
drivers/ti/uart/aarch64/16550_console.S
|
|
|
|
BLE_PORTING_SOURCES := $(BOARD_DIR)/board/dram_port.c \
|
|
$(BOARD_DIR)/board/marvell_plat_config.c
|
|
|
|
MARVELL_MOCHI_DRV += $(MARVELL_DRV_BASE)/mochi/cp110_setup.c
|
|
|
|
BLE_SOURCES := drivers/mentor/i2c/mi2cv.c \
|
|
$(PLAT_COMMON_BASE)/plat_ble_setup.c \
|
|
$(MARVELL_MOCHI_DRV) \
|
|
$(PLAT_COMMON_BASE)/plat_pm.c \
|
|
$(MARVELL_DRV_BASE)/ap807_clocks_init.c \
|
|
$(MARVELL_DRV_BASE)/thermal.c \
|
|
$(PLAT_COMMON_BASE)/plat_thermal.c \
|
|
$(BLE_PORTING_SOURCES) \
|
|
$(MARVELL_DRV_BASE)/ccu.c \
|
|
$(MARVELL_DRV_BASE)/io_win.c
|
|
|
|
BL1_SOURCES += $(PLAT_COMMON_BASE)/aarch64/plat_helpers.S \
|
|
lib/cpus/aarch64/cortex_a72.S
|
|
|
|
MARVELL_DRV := $(MARVELL_DRV_BASE)/io_win.c \
|
|
$(MARVELL_DRV_BASE)/iob.c \
|
|
$(MARVELL_DRV_BASE)/mci.c \
|
|
$(MARVELL_DRV_BASE)/amb_adec.c \
|
|
$(MARVELL_DRV_BASE)/ccu.c \
|
|
$(MARVELL_DRV_BASE)/cache_llc.c \
|
|
$(MARVELL_DRV_BASE)/comphy/phy-comphy-cp110.c \
|
|
$(MARVELL_DRV_BASE)/mc_trustzone/mc_trustzone.c
|
|
|
|
BL31_PORTING_SOURCES := $(BOARD_DIR)/board/marvell_plat_config.c
|
|
|
|
ifeq ($(SYSTEM_POWER_SUPPORT),1)
|
|
BL31_PORTING_SOURCES += $(PLAT_FAMILY_BASE)/$(PLAT)/board/system_power.c
|
|
endif
|
|
|
|
BL31_SOURCES += lib/cpus/aarch64/cortex_a72.S \
|
|
$(PLAT_COMMON_BASE)/aarch64/plat_helpers.S \
|
|
$(PLAT_COMMON_BASE)/aarch64/plat_arch_config.c \
|
|
$(PLAT_COMMON_BASE)/plat_pm.c \
|
|
$(PLAT_COMMON_BASE)/plat_bl31_setup.c \
|
|
$(MARVELL_COMMON_BASE)/marvell_gicv2.c \
|
|
$(MARVELL_COMMON_BASE)/mrvl_sip_svc.c \
|
|
$(MARVELL_COMMON_BASE)/marvell_ddr_info.c \
|
|
$(BL31_PORTING_SOURCES) \
|
|
$(MARVELL_DRV) \
|
|
$(MARVELL_MOCHI_DRV) \
|
|
$(MARVELL_GIC_SOURCES)
|
|
|
|
# Add trace functionality for PM
|
|
BL31_SOURCES += $(PLAT_COMMON_BASE)/plat_pm_trace.c
|
|
|
|
# Force builds with BL2 image on a80x0 platforms
|
|
ifndef SCP_BL2
|
|
$(error "Error: SCP_BL2 image is mandatory for a8k family")
|
|
endif
|
|
|
|
# MSS (SCP) build
|
|
include $(PLAT_COMMON_BASE)/mss/mss_a8k.mk
|
|
|
|
# BLE (ROM context execution code, AKA binary extension)
|
|
BLE_PATH ?= $(PLAT_COMMON_BASE)/ble
|
|
|
|
include ${BLE_PATH}/ble.mk
|
|
$(eval $(call MAKE_BL,e))
|
|
|
|
mrvl_flash: ${BUILD_PLAT}/${FIP_NAME} ${DOIMAGETOOL} ${BUILD_PLAT}/ble.bin
|
|
$(shell truncate -s %128K ${BUILD_PLAT}/bl1.bin)
|
|
$(shell cat ${BUILD_PLAT}/bl1.bin ${BUILD_PLAT}/${FIP_NAME} > ${BUILD_PLAT}/${BOOT_IMAGE})
|
|
${DOIMAGETOOL} ${DOIMAGE_FLAGS} ${BUILD_PLAT}/${BOOT_IMAGE} ${BUILD_PLAT}/${FLASH_IMAGE}
|
|
|