mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-19 11:04:20 +00:00
ebdbc25b4c
On i.MX8QM/i.MX8QX with system controller inside, the wakeup source is managed in SCFW(system controller firmware), if the wakeup source is belonged to system controller partition, then before Linux suspend, the wakeup source should be set to SC_PM_WAKE_SRC_SCU, and if the wakeup source is belonged to Cortex-A partition, the wakeup source should be set to SC_PM_WAKE_SRC_IRQSTEER, so need to add wakeup source SIP runtime service to get Linux kernel's wakeup source and set the correct wakeup source for system controller. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
104 lines
1.9 KiB
C
104 lines
1.9 KiB
C
/*
|
|
* Copyright 2019 NXP
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <stdlib.h>
|
|
#include <stdint.h>
|
|
#include <std_svc.h>
|
|
#include <platform_def.h>
|
|
#include <common/debug.h>
|
|
#include <common/runtime_svc.h>
|
|
#include <imx_sip_svc.h>
|
|
#include <sci/sci.h>
|
|
|
|
#ifdef PLAT_IMX8QM
|
|
const static int ap_cluster_index[PLATFORM_CLUSTER_COUNT] = {
|
|
SC_R_A53, SC_R_A72,
|
|
};
|
|
#endif
|
|
|
|
static int imx_srtc_set_time(uint32_t year_mon,
|
|
unsigned long day_hour,
|
|
unsigned long min_sec)
|
|
{
|
|
return sc_timer_set_rtc_time(ipc_handle,
|
|
year_mon >> 16, year_mon & 0xffff,
|
|
day_hour >> 16, day_hour & 0xffff,
|
|
min_sec >> 16, min_sec & 0xffff);
|
|
}
|
|
|
|
int imx_srtc_handler(uint32_t smc_fid,
|
|
void *handle,
|
|
u_register_t x1,
|
|
u_register_t x2,
|
|
u_register_t x3,
|
|
u_register_t x4)
|
|
{
|
|
int ret;
|
|
|
|
switch (x1) {
|
|
case IMX_SIP_SRTC_SET_TIME:
|
|
ret = imx_srtc_set_time(x2, x3, x4);
|
|
break;
|
|
default:
|
|
ret = SMC_UNK;
|
|
}
|
|
|
|
SMC_RET1(handle, ret);
|
|
}
|
|
|
|
static void imx_cpufreq_set_target(uint32_t cluster_id, unsigned long freq)
|
|
{
|
|
sc_pm_clock_rate_t rate = (sc_pm_clock_rate_t)freq;
|
|
|
|
#ifdef PLAT_IMX8QM
|
|
sc_pm_set_clock_rate(ipc_handle, ap_cluster_index[cluster_id], SC_PM_CLK_CPU, &rate);
|
|
#endif
|
|
#ifdef PLAT_IMX8QX
|
|
sc_pm_set_clock_rate(ipc_handle, SC_R_A35, SC_PM_CLK_CPU, &rate);
|
|
#endif
|
|
}
|
|
|
|
int imx_cpufreq_handler(uint32_t smc_fid,
|
|
u_register_t x1,
|
|
u_register_t x2,
|
|
u_register_t x3)
|
|
{
|
|
switch (x1) {
|
|
case IMX_SIP_SET_CPUFREQ:
|
|
imx_cpufreq_set_target(x2, x3);
|
|
break;
|
|
default:
|
|
return SMC_UNK;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static bool wakeup_src_irqsteer;
|
|
|
|
bool imx_is_wakeup_src_irqsteer(void)
|
|
{
|
|
return wakeup_src_irqsteer;
|
|
}
|
|
|
|
int imx_wakeup_src_handler(uint32_t smc_fid,
|
|
u_register_t x1,
|
|
u_register_t x2,
|
|
u_register_t x3)
|
|
{
|
|
switch (x1) {
|
|
case IMX_SIP_WAKEUP_SRC_IRQSTEER:
|
|
wakeup_src_irqsteer = true;
|
|
break;
|
|
case IMX_SIP_WAKEUP_SRC_SCU:
|
|
wakeup_src_irqsteer = false;
|
|
break;
|
|
default:
|
|
return SMC_UNK;
|
|
}
|
|
|
|
return SMC_OK;
|
|
}
|