mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
e81e999b9d
Implements the loop workaround for Cortex-X1. Signed-off-by: Okash Khawaja <okash@google.com> Change-Id: I5828a26c1ec3cfb718246ea5c3b099dabc0fb3d7
32 lines
1.1 KiB
C
32 lines
1.1 KiB
C
/*
|
|
* Copyright (c) 2022, Google LLC. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef CORTEX_X1_H
|
|
#define CORTEX_X1_H
|
|
|
|
/* Cortex-X1 MIDR for r1p0 */
|
|
#define CORTEX_X1_MIDR U(0x411fd440)
|
|
|
|
/* Cortex-X1 loop count for CVE-2022-23960 mitigation */
|
|
#define CORTEX_X1_BHB_LOOP_COUNT U(32)
|
|
|
|
/*******************************************************************************
|
|
* CPU Extended Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_X1_CPUECTLR_EL1 S3_0_C15_C1_4
|
|
|
|
/*******************************************************************************
|
|
* CPU Auxiliary Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_X1_ACTLR2_EL1 S3_0_C15_C1_1
|
|
|
|
/*******************************************************************************
|
|
* CPU Power Control register specific definitions
|
|
******************************************************************************/
|
|
#define CORTEX_X1_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
#define CORTEX_X1_CORE_PWRDN_EN_MASK U(0x1)
|
|
|
|
#endif /* CORTEX_X1_H */
|