mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
dea3d71e9a
Rename Cortex-hayes to Cortes-A520 Change-Id: Ic574b55b1aaf11b5bf7b583e244245e7b54bdb22 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
77 lines
2.1 KiB
ArmAsm
77 lines
2.1 KiB
ArmAsm
/*
|
|
* Copyright (c) 2021-2023, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch.h>
|
|
#include <asm_macros.S>
|
|
#include <common/bl_common.h>
|
|
#include <cortex_a520.h>
|
|
#include <cpu_macros.S>
|
|
#include <plat_macros.S>
|
|
|
|
/* Hardware handled coherency */
|
|
#if HW_ASSISTED_COHERENCY == 0
|
|
#error "Cortex A520 must be compiled with HW_ASSISTED_COHERENCY enabled"
|
|
#endif
|
|
|
|
/* 64-bit only core */
|
|
#if CTX_INCLUDE_AARCH32_REGS == 1
|
|
#error "Cortex A520 supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
|
|
#endif
|
|
|
|
/* ----------------------------------------------------
|
|
* HW will do the cache maintenance while powering down
|
|
* ----------------------------------------------------
|
|
*/
|
|
func cortex_a520_core_pwr_dwn
|
|
/* ---------------------------------------------------
|
|
* Enable CPU power down bit in power control register
|
|
* ---------------------------------------------------
|
|
*/
|
|
mrs x0, CORTEX_A520_CPUPWRCTLR_EL1
|
|
orr x0, x0, #CORTEX_A520_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
|
|
msr CORTEX_A520_CPUPWRCTLR_EL1, x0
|
|
isb
|
|
ret
|
|
endfunc cortex_a520_core_pwr_dwn
|
|
|
|
/*
|
|
* Errata printing function for Cortex A520. Must follow AAPCS.
|
|
*/
|
|
#if REPORT_ERRATA
|
|
func cortex_a520_errata_report
|
|
ret
|
|
endfunc cortex_a520_errata_report
|
|
#endif
|
|
|
|
func cortex_a520_reset_func
|
|
/* Disable speculative loads */
|
|
msr SSBS, xzr
|
|
isb
|
|
ret
|
|
endfunc cortex_a520_reset_func
|
|
|
|
/* ---------------------------------------------
|
|
* This function provides Cortex A520 specific
|
|
* register information for crash reporting.
|
|
* It needs to return with x6 pointing to
|
|
* a list of register names in ascii and
|
|
* x8 - x15 having values of registers to be
|
|
* reported.
|
|
* ---------------------------------------------
|
|
*/
|
|
.section .rodata.cortex_a520_regs, "aS"
|
|
cortex_a520_regs: /* The ascii list of register names to be reported */
|
|
.asciz "cpuectlr_el1", ""
|
|
|
|
func cortex_a520_cpu_reg_dump
|
|
adr x6, cortex_a520_regs
|
|
mrs x8, CORTEX_A520_CPUECTLR_EL1
|
|
ret
|
|
endfunc cortex_a520_cpu_reg_dump
|
|
|
|
declare_cpu_ops cortex_a520, CORTEX_A520_MIDR, \
|
|
cortex_a520_reset_func, \
|
|
cortex_a520_core_pwr_dwn
|