mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-30 07:39:24 +00:00
dbfa45e816
For NXP's i.MX8 SoCs with system controller inside, OTP is maintained by SCFW, Linux needs to call SMC to trap to TF-A for OTP read/write etc. operations by calling SCFW API. This patch adds OTP SIP service support. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
35 lines
1.1 KiB
C
35 lines
1.1 KiB
C
/*
|
|
* Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef __IMX_SIP_SVC_H__
|
|
#define __IMX_SIP_SVC_H__
|
|
|
|
/* SMC function IDs for SiP Service queries */
|
|
#define IMX_SIP_CPUFREQ 0xC2000001
|
|
#define IMX_SIP_SET_CPUFREQ 0x00
|
|
|
|
#define IMX_SIP_SRTC 0xC2000002
|
|
#define IMX_SIP_SRTC_SET_TIME 0x00
|
|
|
|
#define IMX_SIP_WAKEUP_SRC 0xC2000009
|
|
#define IMX_SIP_WAKEUP_SRC_SCU 0x1
|
|
#define IMX_SIP_WAKEUP_SRC_IRQSTEER 0x2
|
|
|
|
#define IMX_SIP_OTP_READ 0xC200000A
|
|
#define IMX_SIP_OTP_WRITE 0xC200000B
|
|
|
|
#if (defined(PLAT_IMX8QM) || defined(PLAT_IMX8QX))
|
|
int imx_cpufreq_handler(uint32_t smc_fid, u_register_t x1,
|
|
u_register_t x2, u_register_t x3);
|
|
int imx_srtc_handler(uint32_t smc_fid, void *handle, u_register_t x1,
|
|
u_register_t x2, u_register_t x3, u_register_t x4);
|
|
int imx_wakeup_src_handler(uint32_t smc_fid, u_register_t x1,
|
|
u_register_t x2, u_register_t x3);
|
|
int imx_otp_handler(uint32_t smc_fid, void *handle,
|
|
u_register_t x1, u_register_t x2);
|
|
#endif
|
|
|
|
#endif /* __IMX_SIP_SVC_H__ */
|