mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 00:54:22 +00:00
da04341ed5
Some of our specialized sections are not prefixed with the conventional period. The compiler uses input section names to derive certain other section names (e.g. `.rela.text`, `.relacpu_ops`), and these can be difficult to select in linker scripts when there is a lack of a delimiter. This change introduces the period prefix to all specialized section names. BREAKING-CHANGE: All input and output linker section names have been prefixed with the period character, e.g. `cpu_ops` -> `.cpu_ops`. Change-Id: I51c13c5266d5975fbd944ef4961328e72f82fc1c Signed-off-by: Chris Kay <chris.kay@arm.com>
31 lines
739 B
ArmAsm
31 lines
739 B
ArmAsm
/*
|
|
* Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef SYNQUACER_PLAT_LD_S__
|
|
#define SYNQUACER_PLAT_LD_S__
|
|
|
|
#include <lib/xlat_tables/xlat_tables_defs.h>
|
|
|
|
#define SPM_SHIM_EXCEPTIONS_VMA SP_DRAM
|
|
|
|
MEMORY {
|
|
SP_DRAM (rw): ORIGIN = PLAT_SQ_SP_PRIV_BASE, LENGTH = PLAT_SQ_SP_PRIV_SIZE
|
|
}
|
|
|
|
SECTIONS
|
|
{
|
|
/*
|
|
* Put the page tables in secure DRAM so that the PTW can make cacheable
|
|
* accesses, as the core SPM code expects. (The SRAM on SynQuacer does
|
|
* not support inner shareable WBWA mappings so it is mapped normal
|
|
* non-cacheable)
|
|
*/
|
|
.sp_xlat_table (NOLOAD) : ALIGN(PAGE_SIZE) {
|
|
*(.sp_xlat_table)
|
|
} >SP_DRAM
|
|
}
|
|
|
|
#endif /* SYNQUACER_PLAT_LD_S__ */
|