mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 00:54:22 +00:00
da04341ed5
Some of our specialized sections are not prefixed with the conventional period. The compiler uses input section names to derive certain other section names (e.g. `.rela.text`, `.relacpu_ops`), and these can be difficult to select in linker scripts when there is a lack of a delimiter. This change introduces the period prefix to all specialized section names. BREAKING-CHANGE: All input and output linker section names have been prefixed with the period character, e.g. `cpu_ops` -> `.cpu_ops`. Change-Id: I51c13c5266d5975fbd944ef4961328e72f82fc1c Signed-off-by: Chris Kay <chris.kay@arm.com>
151 lines
3.6 KiB
C
151 lines
3.6 KiB
C
/*
|
|
* Copyright (c) 2020, MediaTek Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <cdefs.h>
|
|
#include <common/debug.h>
|
|
|
|
#include <lib/mmio.h>
|
|
#include <lib/utils_def.h>
|
|
#include <mt_mcdi.h>
|
|
|
|
/* Read/Write */
|
|
#define APMCU_MCUPM_MBOX_AP_READY U(0)
|
|
#define APMCU_MCUPM_MBOX_RESERVED_1 U(1)
|
|
#define APMCU_MCUPM_MBOX_RESERVED_2 U(2)
|
|
#define APMCU_MCUPM_MBOX_RESERVED_3 U(3)
|
|
#define APMCU_MCUPM_MBOX_PWR_CTRL_EN U(4)
|
|
#define APMCU_MCUPM_MBOX_L3_CACHE_MODE U(5)
|
|
#define APMCU_MCUPM_MBOX_BUCK_MODE U(6)
|
|
#define APMCU_MCUPM_MBOX_ARMPLL_MODE U(7)
|
|
/* Read only */
|
|
#define APMCU_MCUPM_MBOX_TASK_STA U(8)
|
|
#define APMCU_MCUPM_MBOX_RESERVED_9 U(9)
|
|
#define APMCU_MCUPM_MBOX_RESERVED_10 U(10)
|
|
#define APMCU_MCUPM_MBOX_RESERVED_11 U(11)
|
|
|
|
/* CPC mode - Read/Write */
|
|
#define APMCU_MCUPM_MBOX_WAKEUP_CPU U(12)
|
|
|
|
/* Mbox Slot: APMCU_MCUPM_MBOX_PWR_CTRL_EN */
|
|
#define MCUPM_MCUSYS_CTRL BIT(0)
|
|
#define MCUPM_BUCK_CTRL BIT(1)
|
|
#define MCUPM_ARMPLL_CTRL BIT(2)
|
|
#define MCUPM_CM_CTRL BIT(3)
|
|
#define MCUPM_PWR_CTRL_MASK GENMASK(3, 0)
|
|
|
|
/* Mbox Slot: APMCU_MCUPM_MBOX_BUCK_MODE */
|
|
#define MCUPM_BUCK_NORMAL_MODE U(0) /* default */
|
|
#define MCUPM_BUCK_LP_MODE U(1)
|
|
#define MCUPM_BUCK_OFF_MODE U(2)
|
|
#define NF_MCUPM_BUCK_MODE U(3)
|
|
|
|
/* Mbox Slot: APMCU_MCUPM_MBOX_ARMPLL_MODE */
|
|
#define MCUPM_ARMPLL_ON U(0) /* default */
|
|
#define MCUPM_ARMPLL_GATING U(1)
|
|
#define MCUPM_ARMPLL_OFF U(2)
|
|
#define NF_MCUPM_ARMPLL_MODE U(3)
|
|
|
|
/* Mbox Slot: APMCU_MCUPM_MBOX_TASK_STA */
|
|
#define MCUPM_TASK_UNINIT U(0)
|
|
#define MCUPM_TASK_INIT U(1)
|
|
#define MCUPM_TASK_INIT_FINISH U(2)
|
|
#define MCUPM_TASK_WAIT U(3)
|
|
#define MCUPM_TASK_RUN U(4)
|
|
#define MCUPM_TASK_PAUSE U(5)
|
|
|
|
#define SSPM_MBOX_3_BASE U(0x0c55fce0)
|
|
|
|
#define MCDI_NOT_INIT 0
|
|
#define MCDI_INIT_1 1
|
|
#define MCDI_INIT_2 2
|
|
#define MCDI_INIT_DONE 3
|
|
|
|
static int mcdi_init_status __section(".tzfw_coherent_mem");
|
|
|
|
static inline uint32_t mcdi_mbox_read(uint32_t id)
|
|
{
|
|
return mmio_read_32(SSPM_MBOX_3_BASE + (id << 2));
|
|
}
|
|
|
|
static inline void mcdi_mbox_write(uint32_t id, uint32_t val)
|
|
{
|
|
mmio_write_32(SSPM_MBOX_3_BASE + (id << 2), val);
|
|
}
|
|
|
|
static void mtk_mcupm_pwr_ctrl_setting(uint32_t dev)
|
|
{
|
|
mcdi_mbox_write(APMCU_MCUPM_MBOX_PWR_CTRL_EN, dev);
|
|
}
|
|
|
|
static void mtk_set_mcupm_pll_mode(uint32_t mode)
|
|
{
|
|
if (mode < NF_MCUPM_ARMPLL_MODE) {
|
|
mcdi_mbox_write(APMCU_MCUPM_MBOX_ARMPLL_MODE, mode);
|
|
}
|
|
}
|
|
|
|
static void mtk_set_mcupm_buck_mode(uint32_t mode)
|
|
{
|
|
if (mode < NF_MCUPM_BUCK_MODE) {
|
|
mcdi_mbox_write(APMCU_MCUPM_MBOX_BUCK_MODE, mode);
|
|
}
|
|
}
|
|
|
|
static int mtk_mcupm_is_ready(void)
|
|
{
|
|
unsigned int sta = mcdi_mbox_read(APMCU_MCUPM_MBOX_TASK_STA);
|
|
|
|
return (sta == MCUPM_TASK_WAIT) || (sta == MCUPM_TASK_INIT_FINISH);
|
|
}
|
|
|
|
static int mcdi_init_1(void)
|
|
{
|
|
unsigned int sta = mcdi_mbox_read(APMCU_MCUPM_MBOX_TASK_STA);
|
|
|
|
if (sta != MCUPM_TASK_INIT) {
|
|
return -1;
|
|
}
|
|
|
|
mtk_set_mcupm_pll_mode(MCUPM_ARMPLL_OFF);
|
|
mtk_set_mcupm_buck_mode(MCUPM_BUCK_OFF_MODE);
|
|
|
|
mtk_mcupm_pwr_ctrl_setting(
|
|
MCUPM_MCUSYS_CTRL |
|
|
MCUPM_BUCK_CTRL |
|
|
MCUPM_ARMPLL_CTRL);
|
|
|
|
mcdi_mbox_write(APMCU_MCUPM_MBOX_AP_READY, 1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mcdi_init_2(void)
|
|
{
|
|
return mtk_mcupm_is_ready() ? 0 : -1;
|
|
}
|
|
|
|
int mcdi_try_init(void)
|
|
{
|
|
if (mcdi_init_status == MCDI_INIT_DONE) {
|
|
return 0;
|
|
}
|
|
|
|
if (mcdi_init_status == MCDI_NOT_INIT) {
|
|
mcdi_init_status = MCDI_INIT_1;
|
|
}
|
|
|
|
if (mcdi_init_status == MCDI_INIT_1 && mcdi_init_1() == 0) {
|
|
mcdi_init_status = MCDI_INIT_2;
|
|
}
|
|
|
|
if (mcdi_init_status == MCDI_INIT_2 && mcdi_init_2() == 0) {
|
|
mcdi_init_status = MCDI_INIT_DONE;
|
|
}
|
|
|
|
INFO("mcdi ready for mcusys-off-idle and system suspend\n");
|
|
|
|
return (mcdi_init_status == MCDI_INIT_DONE) ? 0 : mcdi_init_status;
|
|
}
|