mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 00:54:22 +00:00
![]() Cortex-A725 erratum 3699564 that applies to r0p0, r0p1 and is fixed in r0p2. The workaround is for EL3 software that performs context save/restore on a change of Security state to use a value of SCR_EL3.NS when accessing ICH_VMCR_EL2 that reflects the Security state that owns the data being saved or restored. SDEN documentation: https://developer.arm.com/documentation/SDEN-2832921/latest Change-Id: Ifad1f6c3f5b74060273f897eb5e4b79dd9f088f7 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com> |
||
---|---|---|
.. | ||
aarch32 | ||
aarch64 | ||
cpu-ops.mk | ||
errata_common.c | ||
errata_report.c |