mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
03020b6688
Add the required files to compile BL31 on STM32MP2. Update BL2 configuration to load BL31. The platform boots until BL31, but stops here as no other binaries are loaded as DDR is not initialized. At runtime, BL31 will use only the first half of the SYSRAM, the upper half will be used for non-secure DMA LLIs. To be sure nothing from this area is still in the cache, invalidate the upper SYSRAM before enabling BL31 cache. BL31 should then map only first half of the SYSRAM. But it must temporarily map the upper half read-only, as this is where we will retrieve BL2 parameters, used to fill registers for next boot stages. Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Maxime Méré <maxime.mere@foss.st.com> Change-Id: Ie91527a7a26625624b4b3c65fb6a0ca9dd355dbd
57 lines
1.5 KiB
C
57 lines
1.5 KiB
C
/*
|
|
* Copyright (c) 2024, STMicroelectronics - All Rights Reserved
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <lib/psci/psci.h>
|
|
#include <plat/common/platform.h>
|
|
|
|
#include <platform_def.h>
|
|
|
|
/* 1 cluster, all cores into */
|
|
static const unsigned char stm32mp2_power_domain_tree_desc[] = {
|
|
PLATFORM_CLUSTER_COUNT,
|
|
PLATFORM_CORE_COUNT,
|
|
};
|
|
|
|
/* This function returns the platform topology */
|
|
const unsigned char *plat_get_power_domain_tree_desc(void)
|
|
{
|
|
return stm32mp2_power_domain_tree_desc;
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* This function implements a part of the critical interface between the psci
|
|
* generic layer and the platform that allows the former to query the platform
|
|
* to convert an MPIDR to a unique linear index. An error code (-1) is returned
|
|
* in case the MPIDR is invalid.
|
|
******************************************************************************/
|
|
int plat_core_pos_by_mpidr(u_register_t mpidr)
|
|
{
|
|
unsigned int cluster_id, cpu_id;
|
|
u_register_t mpidr_copy = mpidr;
|
|
|
|
mpidr_copy &= MPIDR_AFFINITY_MASK;
|
|
|
|
if ((mpidr_copy & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) != 0U) {
|
|
return -1;
|
|
}
|
|
|
|
cluster_id = (mpidr_copy >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK;
|
|
cpu_id = (mpidr_copy >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK;
|
|
|
|
if (cluster_id >= PLATFORM_CLUSTER_COUNT) {
|
|
return -1;
|
|
}
|
|
|
|
/*
|
|
* Validate cpu_id by checking whether it represents a CPU in one
|
|
* of the two clusters present on the platform.
|
|
*/
|
|
if (cpu_id >= PLATFORM_CORE_COUNT) {
|
|
return -1;
|
|
}
|
|
|
|
return (int)cpu_id;
|
|
}
|