mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-18 10:34:19 +00:00
caa84939a4
This patch uses the reworked exception handling support to handle runtime service requests through SMCs following the SMC calling convention. This is a giant commit since all the changes are inter-related. It does the following: 1. Replace the old exception handling mechanism with the new one 2. Enforce that SP_EL0 is used C runtime stacks. 3. Ensures that the cold and warm boot paths use the 'cpu_context' structure to program an ERET into the next lower EL. 4. Ensures that SP_EL3 always points to the next 'cpu_context' structure prior to an ERET into the next lower EL 5. Introduces a PSCI SMC handler which completes the use of PSCI as a runtime service Change-Id: I661797f834c0803d2c674d20f504df1b04c2b852 Co-authored-by: Achin Gupta <achin.gupta@arm.com>
71 lines
2.4 KiB
Makefile
71 lines
2.4 KiB
Makefile
#
|
|
# Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are met:
|
|
#
|
|
# Redistributions of source code must retain the above copyright notice, this
|
|
# list of conditions and the following disclaimer.
|
|
#
|
|
# Redistributions in binary form must reproduce the above copyright notice,
|
|
# this list of conditions and the following disclaimer in the documentation
|
|
# and/or other materials provided with the distribution.
|
|
#
|
|
# Neither the name of ARM nor the names of its contributors may be used
|
|
# to endorse or promote products derived from this software without specific
|
|
# prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
# POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
|
|
vpath %.c common \
|
|
lib \
|
|
arch/system/gic \
|
|
plat/${PLAT} \
|
|
arch/${ARCH} \
|
|
common/psci \
|
|
lib/sync/locks/bakery \
|
|
plat/${PLAT}/${ARCH} \
|
|
${PLAT_BL31_C_VPATH}
|
|
|
|
vpath %.S lib/arch/${ARCH} \
|
|
common/psci \
|
|
include \
|
|
plat/${PLAT}/${ARCH} \
|
|
lib/sync/locks/exclusive \
|
|
plat/common/${ARCH} \
|
|
arch/system/gic/${ARCH} \
|
|
${PLAT_BL31_S_VPATH}
|
|
|
|
BL31_OBJS += bl31_arch_setup.o \
|
|
bl31_entrypoint.o \
|
|
runtime_exceptions.o \
|
|
bl31_main.o \
|
|
psci_entry.o \
|
|
psci_setup.o \
|
|
psci_common.o \
|
|
psci_afflvl_on.o \
|
|
psci_main.o \
|
|
psci_afflvl_off.o \
|
|
psci_afflvl_suspend.o \
|
|
spinlock.o \
|
|
gic_v3_sysregs.o \
|
|
bakery_lock.o \
|
|
runtime_svc.o \
|
|
early_exceptions.o \
|
|
context_mgmt.o \
|
|
context.o
|
|
|
|
BL31_ENTRY_POINT := bl31_entrypoint
|
|
BL31_MAPFILE := bl31.map
|
|
BL31_LINKERFILE := bl31.ld
|