mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-19 02:54:24 +00:00
d31dcdc5f6
After the removal of deprecated interfaces in TF 2.0 the migration to
the new GIC driver interfaces was done incorrectly in rk3328 and rk3368:
2d6f1f01b1 ("rockchip: Migrate to new interfaces").
In the GICv2 driver it is mandated that all interrupts are Group 0
interrupts. This patch simply moves all Group 1 interrupts to Group 0.
Change-Id: I224c0135603eb5b81bd512976361500c0d129a91
Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
81 lines
2.7 KiB
C
81 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <platform_def.h>
|
|
|
|
#include <common/bl_common.h>
|
|
#include <common/interrupt_props.h>
|
|
#include <drivers/arm/gicv2.h>
|
|
#include <lib/utils.h>
|
|
|
|
/******************************************************************************
|
|
* The following functions are defined as weak to allow a platform to override
|
|
* the way the GICv2 driver is initialised and used.
|
|
*****************************************************************************/
|
|
#pragma weak plat_rockchip_gic_driver_init
|
|
#pragma weak plat_rockchip_gic_init
|
|
#pragma weak plat_rockchip_gic_cpuif_enable
|
|
#pragma weak plat_rockchip_gic_cpuif_disable
|
|
#pragma weak plat_rockchip_gic_pcpu_init
|
|
|
|
/******************************************************************************
|
|
* List of interrupts.
|
|
*****************************************************************************/
|
|
static const interrupt_prop_t g0_interrupt_props[] = {
|
|
PLAT_RK_GICV2_G0_IRQS
|
|
};
|
|
|
|
/*
|
|
* Ideally `rockchip_gic_data` structure definition should be a `const` but it
|
|
* is kept as modifiable for overwriting with different GICD and GICC base when
|
|
* running on FVP with VE memory map.
|
|
*/
|
|
gicv2_driver_data_t rockchip_gic_data = {
|
|
.gicd_base = PLAT_RK_GICD_BASE,
|
|
.gicc_base = PLAT_RK_GICC_BASE,
|
|
.interrupt_props = g0_interrupt_props,
|
|
.interrupt_props_num = ARRAY_SIZE(g0_interrupt_props),
|
|
};
|
|
|
|
/******************************************************************************
|
|
* RockChip common helper to initialize the GICv2 only driver.
|
|
*****************************************************************************/
|
|
void plat_rockchip_gic_driver_init(void)
|
|
{
|
|
gicv2_driver_init(&rockchip_gic_data);
|
|
}
|
|
|
|
void plat_rockchip_gic_init(void)
|
|
{
|
|
gicv2_distif_init();
|
|
gicv2_pcpu_distif_init();
|
|
gicv2_cpuif_enable();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* RockChip common helper to enable the GICv2 CPU interface
|
|
*****************************************************************************/
|
|
void plat_rockchip_gic_cpuif_enable(void)
|
|
{
|
|
gicv2_cpuif_enable();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* RockChip common helper to disable the GICv2 CPU interface
|
|
*****************************************************************************/
|
|
void plat_rockchip_gic_cpuif_disable(void)
|
|
{
|
|
gicv2_cpuif_disable();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* RockChip common helper to initialize the per cpu distributor interface
|
|
* in GICv2
|
|
*****************************************************************************/
|
|
void plat_rockchip_gic_pcpu_init(void)
|
|
{
|
|
gicv2_pcpu_distif_init();
|
|
}
|