mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 17:44:19 +00:00
615f31fe40
This driver manages the clocks on STM32MP2 platforms. It uses a dedicated RCC (Reset and Clock Control) peripheral. Change-Id: I6ba2173e73222269a2dfca4c6897229276a150c0 Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
44 lines
583 B
C
44 lines
583 B
C
/*
|
|
* Copyright (C) 2024, STMicroelectronics - All Rights Reserved
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef STM32MP2_CLK_H
|
|
#define STM32MP2_CLK_H
|
|
|
|
#include <platform_def.h>
|
|
|
|
enum stm32mp_osc_id {
|
|
_HSI,
|
|
_HSE,
|
|
_CSI,
|
|
_LSI,
|
|
_LSE,
|
|
_I2S_CKIN,
|
|
_SPDIF_SYMB,
|
|
NB_OSC,
|
|
_UNKNOWN_OSC_ID = 0xFF
|
|
};
|
|
|
|
extern const char *stm32mp_osc_node_label[NB_OSC];
|
|
|
|
enum pll_cfg {
|
|
FBDIV,
|
|
REFDIV,
|
|
POSTDIV1,
|
|
POSTDIV2,
|
|
PLLCFG_NB
|
|
};
|
|
|
|
enum pll_csg {
|
|
DIVVAL,
|
|
SPREAD,
|
|
DOWNSPREAD,
|
|
PLLCSG_NB
|
|
};
|
|
|
|
int stm32mp2_clk_init(void);
|
|
int stm32mp2_pll1_disable(void);
|
|
|
|
#endif /* STM32MP2_CLK_H */
|