mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-18 02:24:18 +00:00
c3cf06f1a3
All identifiers, regardless of use, that start with two underscores are reserved. This means they can't be used in header guards. The style that this project is now to use the full name of the file in capital letters followed by 'H'. For example, for a file called "uart_example.h", the header guard is UART_EXAMPLE_H. The exceptions are files that are imported from other projects: - CryptoCell driver - dt-bindings folders - zlib headers Change-Id: I50561bf6c88b491ec440d0c8385c74650f3c106e Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
125 lines
3.7 KiB
C
125 lines
3.7 KiB
C
/*
|
|
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef CCI_H
|
|
#define CCI_H
|
|
|
|
#include <utils_def.h>
|
|
|
|
/* Slave interface offsets from PERIPHBASE */
|
|
#define SLAVE_IFACE6_OFFSET UL(0x7000)
|
|
#define SLAVE_IFACE5_OFFSET UL(0x6000)
|
|
#define SLAVE_IFACE4_OFFSET UL(0x5000)
|
|
#define SLAVE_IFACE3_OFFSET UL(0x4000)
|
|
#define SLAVE_IFACE2_OFFSET UL(0x3000)
|
|
#define SLAVE_IFACE1_OFFSET UL(0x2000)
|
|
#define SLAVE_IFACE0_OFFSET UL(0x1000)
|
|
#define SLAVE_IFACE_OFFSET(index) (SLAVE_IFACE0_OFFSET + \
|
|
(UL(0x1000) * (index)))
|
|
|
|
/* Slave interface event and count register offsets from PERIPHBASE */
|
|
#define EVENT_SELECT7_OFFSET UL(0x80000)
|
|
#define EVENT_SELECT6_OFFSET UL(0x70000)
|
|
#define EVENT_SELECT5_OFFSET UL(0x60000)
|
|
#define EVENT_SELECT4_OFFSET UL(0x50000)
|
|
#define EVENT_SELECT3_OFFSET UL(0x40000)
|
|
#define EVENT_SELECT2_OFFSET UL(0x30000)
|
|
#define EVENT_SELECT1_OFFSET UL(0x20000)
|
|
#define EVENT_SELECT0_OFFSET UL(0x10000)
|
|
#define EVENT_OFFSET(index) (EVENT_SELECT0_OFFSET + \
|
|
(UL(0x10000) * (index)))
|
|
|
|
/* Control and ID register offsets */
|
|
#define CTRL_OVERRIDE_REG U(0x0)
|
|
#define SECURE_ACCESS_REG U(0x8)
|
|
#define STATUS_REG U(0xc)
|
|
#define IMPRECISE_ERR_REG U(0x10)
|
|
#define PERFMON_CTRL_REG U(0x100)
|
|
#define IFACE_MON_CTRL_REG U(0x104)
|
|
|
|
/* Component and peripheral ID registers */
|
|
#define PERIPHERAL_ID0 U(0xFE0)
|
|
#define PERIPHERAL_ID1 U(0xFE4)
|
|
#define PERIPHERAL_ID2 U(0xFE8)
|
|
#define PERIPHERAL_ID3 U(0xFEC)
|
|
#define PERIPHERAL_ID4 U(0xFD0)
|
|
#define PERIPHERAL_ID5 U(0xFD4)
|
|
#define PERIPHERAL_ID6 U(0xFD8)
|
|
#define PERIPHERAL_ID7 U(0xFDC)
|
|
|
|
#define COMPONENT_ID0 U(0xFF0)
|
|
#define COMPONENT_ID1 U(0xFF4)
|
|
#define COMPONENT_ID2 U(0xFF8)
|
|
#define COMPONENT_ID3 U(0xFFC)
|
|
#define COMPONENT_ID4 U(0x1000)
|
|
#define COMPONENT_ID5 U(0x1004)
|
|
#define COMPONENT_ID6 U(0x1008)
|
|
#define COMPONENT_ID7 U(0x100C)
|
|
|
|
/* Slave interface register offsets */
|
|
#define SNOOP_CTRL_REG U(0x0)
|
|
#define SH_OVERRIDE_REG U(0x4)
|
|
#define READ_CHNL_QOS_VAL_OVERRIDE_REG U(0x100)
|
|
#define WRITE_CHNL_QOS_VAL_OVERRIDE_REG U(0x104)
|
|
#define MAX_OT_REG U(0x110)
|
|
|
|
/* Snoop Control register bit definitions */
|
|
#define DVM_EN_BIT BIT_32(1)
|
|
#define SNOOP_EN_BIT BIT_32(0)
|
|
#define SUPPORT_SNOOPS BIT_32(30)
|
|
#define SUPPORT_DVM BIT_32(31)
|
|
|
|
/* Status register bit definitions */
|
|
#define CHANGE_PENDING_BIT BIT_32(0)
|
|
|
|
/* Event and count register offsets */
|
|
#define EVENT_SELECT_REG U(0x0)
|
|
#define EVENT_COUNT_REG U(0x4)
|
|
#define COUNT_CNTRL_REG U(0x8)
|
|
#define COUNT_OVERFLOW_REG U(0xC)
|
|
|
|
/* Slave interface monitor registers */
|
|
#define INT_MON_REG_SI0 U(0x90000)
|
|
#define INT_MON_REG_SI1 U(0x90004)
|
|
#define INT_MON_REG_SI2 U(0x90008)
|
|
#define INT_MON_REG_SI3 U(0x9000C)
|
|
#define INT_MON_REG_SI4 U(0x90010)
|
|
#define INT_MON_REG_SI5 U(0x90014)
|
|
#define INT_MON_REG_SI6 U(0x90018)
|
|
|
|
/* Master interface monitor registers */
|
|
#define INT_MON_REG_MI0 U(0x90100)
|
|
#define INT_MON_REG_MI1 U(0x90104)
|
|
#define INT_MON_REG_MI2 U(0x90108)
|
|
#define INT_MON_REG_MI3 U(0x9010c)
|
|
#define INT_MON_REG_MI4 U(0x90110)
|
|
#define INT_MON_REG_MI5 U(0x90114)
|
|
|
|
#define SLAVE_IF_UNUSED -1
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <stdint.h>
|
|
|
|
/* Function declarations */
|
|
|
|
/*
|
|
* The ARM CCI driver needs the following:
|
|
* 1. Base address of the CCI product
|
|
* 2. An array of map between AMBA 4 master ids and ACE/ACE lite slave
|
|
* interfaces.
|
|
* 3. Size of the array.
|
|
*
|
|
* SLAVE_IF_UNUSED should be used in the map to represent no AMBA 4 master exists
|
|
* for that interface.
|
|
*/
|
|
void cci_init(uintptr_t base, const int *map, unsigned int num_cci_masters);
|
|
|
|
void cci_enable_snoop_dvm_reqs(unsigned int master_id);
|
|
void cci_disable_snoop_dvm_reqs(unsigned int master_id);
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* CCI_H */
|