mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 05:43:53 +00:00
bef44f60ed
- Add PCIe and SMMUv3 related information to DTS for configurations with ENABLE_RME=1. - Add entries for PCIe IO memory regions to Boot manifest - Update RMMD_MANIFEST_VERSION_MINOR from 3 to 4. - Read PCIe related information from DTB and write it to Boot manifest. - Rename structures that used to describe DRAM layout and now describe both DRAM and PCIe IO memory regions: - ns_dram_bank -> memory_bank - ns_dram_info -> memory_info. Change-Id: Ib75d1af86076f724f5c330074e231f1c2ba8e21d Signed-off-by: AlexeiFedorov <Alexei.Fedorov@arm.com>
70 lines
1.8 KiB
C
70 lines
1.8 KiB
C
/*
|
|
* Copyright (c) 2020-2025, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef FCONF_HW_CONFIG_GETTER_H
|
|
#define FCONF_HW_CONFIG_GETTER_H
|
|
|
|
#include <lib/fconf/fconf.h>
|
|
#include <services/rmm_core_manifest.h>
|
|
|
|
#include <plat/arm/common/arm_def.h>
|
|
|
|
/* Hardware Config related getter */
|
|
#define hw_config__gicv3_config_getter(prop) gicv3_config.prop
|
|
#define hw_config__topology_getter(prop) soc_topology.prop
|
|
#define hw_config__uart_serial_config_getter(prop) uart_serial_config.prop
|
|
#define hw_config__cpu_timer_getter(prop) cpu_timer.prop
|
|
#define hw_config__dram_layout_getter(prop) dram_layout.prop
|
|
#define hw_config__pci_props_getter(prop) pci_props.prop
|
|
|
|
struct gicv3_config_t {
|
|
uint64_t gicd_base;
|
|
uint64_t gicr_base;
|
|
};
|
|
|
|
struct hw_topology_t {
|
|
uint32_t plat_cluster_count;
|
|
uint32_t cluster_cpu_count;
|
|
uint32_t plat_cpu_count;
|
|
uint32_t plat_max_pwr_level;
|
|
};
|
|
|
|
struct uart_serial_config_t {
|
|
uint64_t uart_base;
|
|
uint32_t uart_clk;
|
|
};
|
|
|
|
struct cpu_timer_t {
|
|
uint32_t clock_freq;
|
|
};
|
|
|
|
struct dram_layout_t {
|
|
uint64_t num_banks;
|
|
struct memory_bank dram_bank[ARM_DRAM_NUM_BANKS];
|
|
};
|
|
|
|
struct pci_props_t {
|
|
uint64_t ecam_base;
|
|
uint64_t size;
|
|
uint64_t num_ncoh_regions;
|
|
struct memory_bank ncoh_regions[ARM_PCI_NUM_REGIONS];
|
|
};
|
|
|
|
int fconf_populate_gicv3_config(uintptr_t config);
|
|
int fconf_populate_topology(uintptr_t config);
|
|
int fconf_populate_uart_config(uintptr_t config);
|
|
int fconf_populate_cpu_timer(uintptr_t config);
|
|
int fconf_populate_dram_layout(uintptr_t config);
|
|
int fconf_populate_pci_props(uintptr_t config);
|
|
|
|
extern struct gicv3_config_t gicv3_config;
|
|
extern struct hw_topology_t soc_topology;
|
|
extern struct uart_serial_config_t uart_serial_config;
|
|
extern struct cpu_timer_t cpu_timer;
|
|
extern struct dram_layout_t dram_layout;
|
|
extern struct pci_props_t pci_props;
|
|
|
|
#endif /* FCONF_HW_CONFIG_GETTER_H */
|