mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
cc41b56f41
Cortex-X4 erratum 2701112 is cat B erratum that applies to revision r0p0 and is fixed in r0p1. This erratum affects system configurations that do not use an Arm interconnect IP. The workaround for this erratum is not implemented in EL3. The erratum can be enabled/disabled on a platform level. The flag is used when the errata ABI feature is enabled and can assist the Kernel in the process of mitigation of the erratum. SDEN Documentation: https://developer.arm.com/documentation/SDEN2432808/latest Change-Id: I8ede1ee75b0ea1658369a0646d8af91d44a8759b Signed-off-by: Sona Mathew <sonarebecca.mathew@arm.com>
32 lines
1,016 B
Makefile
32 lines
1,016 B
Makefile
#
|
|
# Copyright (c) 2023-2024, Arm Limited and Contributors. All rights reserved.
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
# Flags to enable the cpu structures in the Errata ABI file
|
|
# file: services/std_svc/errata_abi/errata_abi_main.c. This is specifically
|
|
# for platforms that need to enable errata based on non-arm interconnect IP.
|
|
|
|
ifeq (${ERRATA_ABI_SUPPORT}, 1)
|
|
ifeq (${ERRATA_NON_ARM_INTERCONNECT}, 1)
|
|
ifeq (${CTX_INCLUDE_AARCH32_REGS}, 0)
|
|
CORTEX_A710_H_INC := 1
|
|
CORTEX_A78_H_INC := 1
|
|
CORTEX_A78_AE_H_INC := 1
|
|
CORTEX_A78C_H_INC := 1
|
|
CORTEX_X3_H_INC := 1
|
|
CORTEX_X4_H_INC := 1
|
|
NEOVERSE_N2_H_INC := 1
|
|
NEOVERSE_V1_H_INC := 1
|
|
$(eval $(call add_define, CORTEX_A710_H_INC))
|
|
$(eval $(call add_define, CORTEX_A78_H_INC))
|
|
$(eval $(call add_define, CORTEX_A78_AE_H_INC))
|
|
$(eval $(call add_define, CORTEX_A78C_H_INC))
|
|
$(eval $(call add_define, CORTEX_X3_H_INC))
|
|
$(eval $(call add_define, CORTEX_X4_H_INC))
|
|
$(eval $(call add_define, NEOVERSE_N2_H_INC))
|
|
$(eval $(call add_define, NEOVERSE_V1_H_INC))
|
|
endif
|
|
endif
|
|
endif
|