mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 13:53:54 +00:00
b62673c645
The existing DSU errata workarounds hijack the errata framework's inner workings to register with it. However, that is undesirable as any change to the framework may end up missing these workarounds. So convert the checks and workarounds to macros and have them included with the standard wrappers. The only problem with this is the is_scu_present_in_dsu weak function. Fortunately, it is only needed for 2 of the errata and only on 3 cores. So drop it, assuming the default behaviour and have the callers handle the exception. Change-Id: Iefa36325804ea093e938f867b9a6f49a6984b8ae Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
56 lines
1.5 KiB
ArmAsm
56 lines
1.5 KiB
ArmAsm
/*
|
|
* Copyright (c) 2019-2025, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
#include <arch.h>
|
|
|
|
#include <asm_macros.S>
|
|
#include <common/bl_common.h>
|
|
#include <common/debug.h>
|
|
#include <cortex_a65ae.h>
|
|
#include <cpu_macros.S>
|
|
#include <plat_macros.S>
|
|
#include <dsu_macros.S>
|
|
|
|
/* Hardware handled coherency */
|
|
#if !HW_ASSISTED_COHERENCY
|
|
#error "Cortex-A65AE must be compiled with HW_ASSISTED_COHERENCY enabled"
|
|
#endif
|
|
|
|
/* 64-bit only core */
|
|
#if CTX_INCLUDE_AARCH32_REGS
|
|
#error "Cortex-A65AE supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
|
|
#endif
|
|
|
|
workaround_reset_start cortex_a65ae, ERRATUM(936184), ERRATA_DSU_936184
|
|
errata_dsu_936184_wa_impl
|
|
workaround_reset_end cortex_a65ae, ERRATUM(936184)
|
|
|
|
check_erratum_custom_start cortex_a65ae, ERRATUM(936184)
|
|
check_errata_dsu_936184_impl
|
|
ret
|
|
check_erratum_custom_end cortex_a65ae, ERRATUM(936184)
|
|
|
|
cpu_reset_func_start cortex_a65ae
|
|
cpu_reset_func_end cortex_a65ae
|
|
|
|
func cortex_a65ae_cpu_pwr_dwn
|
|
sysreg_bit_set CORTEX_A65AE_CPUPWRCTLR_EL1, CORTEX_A65AE_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
|
|
isb
|
|
ret
|
|
endfunc cortex_a65ae_cpu_pwr_dwn
|
|
|
|
.section .rodata.cortex_a65ae_regs, "aS"
|
|
cortex_a65ae_regs: /* The ascii list of register names to be reported */
|
|
.asciz "cpuectlr_el1", ""
|
|
|
|
func cortex_a65ae_cpu_reg_dump
|
|
adr x6, cortex_a65ae_regs
|
|
mrs x8, CORTEX_A65AE_ECTLR_EL1
|
|
ret
|
|
endfunc cortex_a65ae_cpu_reg_dump
|
|
|
|
declare_cpu_ops cortex_a65ae, CORTEX_A65AE_MIDR, \
|
|
cortex_a65ae_reset_func, \
|
|
cortex_a65ae_cpu_pwr_dwn
|