mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-18 02:24:18 +00:00
b57e16a4f9
The AMU extension code was using its own feature detection routines. Replace them with the generic CPU feature handlers (defined in arch_features.h), which get updated to cover the v1p1 variant as well. Change-Id: I8540f1e745d7b02a25a6c6cdf2a39d6f5e21f2aa Signed-off-by: Andre Przywara <andre.przywara@arm.com>
101 lines
2 KiB
C
101 lines
2 KiB
C
/*
|
|
* Copyright (c) 2019-2023, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef ARCH_FEATURES_H
|
|
#define ARCH_FEATURES_H
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <arch_helpers.h>
|
|
#include <common/feat_detect.h>
|
|
|
|
#define ISOLATE_FIELD(reg, feat) \
|
|
((unsigned int)(((reg) >> (feat ## _SHIFT)) & (feat ## _MASK)))
|
|
|
|
static inline bool is_armv7_gentimer_present(void)
|
|
{
|
|
return ISOLATE_FIELD(read_id_pfr1(), ID_PFR1_GENTIMER) != 0U;
|
|
}
|
|
|
|
static inline bool is_armv8_2_ttcnp_present(void)
|
|
{
|
|
return ISOLATE_FIELD(read_id_mmfr4(), ID_MMFR4_CNP) != 0U;
|
|
}
|
|
|
|
static unsigned int read_feat_amu_id_field(void)
|
|
{
|
|
return ISOLATE_FIELD(read_id_pfr0(), ID_PFR0_AMU);
|
|
}
|
|
|
|
static inline bool is_feat_amu_supported(void)
|
|
{
|
|
if (ENABLE_FEAT_AMU == FEAT_STATE_DISABLED) {
|
|
return false;
|
|
}
|
|
|
|
if (ENABLE_FEAT_AMU == FEAT_STATE_ALWAYS) {
|
|
return true;
|
|
}
|
|
|
|
return read_feat_amu_id_field() >= ID_PFR0_AMU_V1;
|
|
}
|
|
|
|
static inline bool is_feat_amuv1p1_supported(void)
|
|
{
|
|
if (ENABLE_FEAT_AMUv1p1 == FEAT_STATE_DISABLED) {
|
|
return false;
|
|
}
|
|
|
|
if (ENABLE_FEAT_AMUv1p1 == FEAT_STATE_ALWAYS) {
|
|
return true;
|
|
}
|
|
|
|
return read_feat_amu_id_field() >= ID_PFR0_AMU_V1P1;
|
|
}
|
|
|
|
static inline unsigned int read_feat_trf_id_field(void)
|
|
{
|
|
return ISOLATE_FIELD(read_id_dfr0(), ID_DFR0_TRACEFILT);
|
|
}
|
|
|
|
static inline bool is_feat_trf_supported(void)
|
|
{
|
|
if (ENABLE_TRF_FOR_NS == FEAT_STATE_DISABLED) {
|
|
return false;
|
|
}
|
|
|
|
if (ENABLE_TRF_FOR_NS == FEAT_STATE_ALWAYS) {
|
|
return true;
|
|
}
|
|
|
|
return read_feat_trf_id_field() != 0U;
|
|
}
|
|
|
|
static inline unsigned int read_feat_coptrc_id_field(void)
|
|
{
|
|
return ISOLATE_FIELD(read_id_dfr0(), ID_DFR0_COPTRC);
|
|
}
|
|
|
|
static inline bool is_feat_sys_reg_trace_supported(void)
|
|
{
|
|
if (ENABLE_SYS_REG_TRACE_FOR_NS == FEAT_STATE_DISABLED) {
|
|
return false;
|
|
}
|
|
|
|
if (ENABLE_SYS_REG_TRACE_FOR_NS == FEAT_STATE_ALWAYS) {
|
|
return true;
|
|
}
|
|
|
|
return read_feat_coptrc_id_field() != 0U;
|
|
}
|
|
|
|
static inline bool is_feat_spe_supported(void)
|
|
{
|
|
/* FEAT_SPE is AArch64 only */
|
|
return false;
|
|
}
|
|
|
|
#endif /* ARCH_FEATURES_H */
|