Bipin Ravi c1aa3fa555 fix(cpus): workaround for Cortex X3 erratum 2641945 ... Cortex X3 erratum 2641945 is a Cat B erratum that applies to all revisions <= r1p0 and is fixed in r1p1. The workaround is to disable the affected L1 data cache prefetcher by setting CPUACTLR6_EL1[41] to 1. Doing so will incur a performance penalty of ~1%. Contact Arm for an alternate workaround that impacts power. SDEN documentation: https://developer.arm.com/documentation/2055130/latest Change-Id: Ia6d6ac8a66936c63b8aa8d7698b937f42ba8f044 Signed-off-by: Bipin Ravi <bipin.ravi@arm.com>		2024-01-25 17:14:54 -06:00
..
alt-boot-flows.rst
auth-framework.rst	fix(docs): revise the description of REGISTER_CRYPTO_LIB	2023-11-29 14:39:31 +08:00
cpu-specific-build-macros.rst	fix(cpus): workaround for Cortex X3 erratum 2641945	2024-01-25 17:14:54 -06:00
firmware-design.rst	refactor(mte): deprecate CTX_INCLUDE_MTE_REGS	2024-01-23 11:58:55 -06:00
index.rst
interrupt-framework-design.rst
psci-pd-tree.rst
reset-design.rst
trusted-board-boot-build.rst
trusted-board-boot.rst	feat(cert-create): add pkcs11 engine support	2023-09-21 13:27:25 +02:00