Sieu Mun Tang d0e400b3c6 fix(intel): revert back to use L4 clock ... Using mpu_peri as the clock source will caused the system timer vary. System timer shall get from a static clock source. L4 and L3 clock are both the same at the moment. There shall be a hardware update to differentiate the clock pll. To keep this as dormant function for now. Change-Id: I4d253e2f24a74cbec59bfcbf0e8547abbe3643a8 Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>		2023-12-22 11:39:50 +08:00
..
agilex_clock_manager.c	fix(intel): revert back to use L4 clock	2023-12-22 11:39:50 +08:00
agilex_memory_controller.c	intel: Fix memory calibration	2019-12-30 10:31:53 +08:00
agilex_mmc.c	plat: intel: set DRVSEL and SMPLSEL for DWMMC	2020-06-08 22:03:34 +00:00
agilex_pinmux.c	feat(intel): restructure sys mgr for Agilex	2023-05-23 21:13:05 +08:00