mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 18:14:24 +00:00
b47d085a3b
ERR051700 erratum is present on all S32CC-based SoCs and relates to reset. Releasing multiple Software Resettable Domains (SRDs) from reset simultaneously, may cause a false error in the fault control unit. The workaround is to clear the SRD resets sequentially instead of simultaneously. Change-Id: I883bc223bf6834907259e6964a5702d7186e4c7f Signed-off-by: Alexandru-Catalin Ionita <alexandru-catalin.ionita@nxp.com> Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
65 lines
1.7 KiB
C
65 lines
1.7 KiB
C
/*
|
|
* Copyright 2023-2024 NXP
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
#include <lib/mmio.h>
|
|
#include <lib/utils_def.h>
|
|
#include <s32cc-mc-rgm.h>
|
|
|
|
#define MC_RGM_PRST(MC_RGM, PER) ((MC_RGM) + 0x40UL + ((PER) * 0x8UL))
|
|
|
|
/* ERR051700
|
|
* Releasing more than one Software Resettable Domain (SRD)
|
|
* from reset simultaneously, by clearing the corresponding
|
|
* peripheral MC_RGM_PRSTn[PERIPH_x_RST] reset control may
|
|
* cause a false setting of the Fault Collection and
|
|
* Control Unit (FCCU) Non-Critical Fault (NCF) flag
|
|
* corresponding to a Memory-Test-Repair (MTR) Error
|
|
*/
|
|
#if (ERRATA_S32_051700 == 1)
|
|
void mc_rgm_periph_reset(uintptr_t rgm, uint32_t part, uint32_t value)
|
|
{
|
|
uint32_t current_bit_checked, i;
|
|
uint32_t current_regs, mask;
|
|
int bit_index;
|
|
|
|
current_regs = mmio_read_32(MC_RGM_PRST(rgm, part));
|
|
/* Create a mask with all changed bits */
|
|
mask = current_regs ^ value;
|
|
|
|
while (mask != 0U) {
|
|
bit_index = __builtin_ffs(mask);
|
|
if (bit_index < 1) {
|
|
break;
|
|
}
|
|
|
|
i = (uint32_t)bit_index - 1U;
|
|
current_bit_checked = BIT_32(i);
|
|
|
|
/* Check if we assert or de-assert.
|
|
* Also wait for completion.
|
|
*/
|
|
if ((value & current_bit_checked) != 0U) {
|
|
mmio_setbits_32(MC_RGM_PRST(rgm, part),
|
|
current_bit_checked);
|
|
while ((mmio_read_32(MC_RGM_PRST(rgm, part)) &
|
|
current_bit_checked) == 0U)
|
|
;
|
|
} else {
|
|
mmio_clrbits_32(MC_RGM_PRST(rgm, part),
|
|
current_bit_checked);
|
|
while ((mmio_read_32(MC_RGM_PRST(rgm, part)) &
|
|
current_bit_checked) != 0U)
|
|
;
|
|
}
|
|
|
|
mask &= ~current_bit_checked;
|
|
}
|
|
}
|
|
#else /* ERRATA_S32_051700 */
|
|
void mc_rgm_periph_reset(uintptr_t rgm, uint32_t part, uint32_t value)
|
|
{
|
|
mmio_write_32(MC_RGM_PRST(rgm, part), value);
|
|
}
|
|
#endif /* ERRATA_S32_051700 */
|