arm-trusted-firmware/lib/cpus
Govindraj Raja ae6c7c97d4 fix(cpus): workaround for Cortex-X2 erratum 3701772
Cortex-X2 erratum 3701772 that applies to r0p0, r1p0, r2p0, r2p1
is still Open.

The workaround is for EL3 software that performs context save/restore
on a change of Security state to use a value of SCR_EL3.NS when
accessing ICH_VMCR_EL2 that reflects the Security state that owns the
data being saved or restored.

SDEN documentation:
https://developer.arm.com/documentation/SDEN-1775100/latest/

Change-Id: I2ffc5e7d7467f1bcff8b895fea52a1daa7d14495
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
2025-02-03 13:57:50 -06:00
..
aarch32 refactor(cpus): remove cpu specific errata funcs 2024-07-26 11:19:52 +01:00
aarch64 fix(cpus): workaround for Cortex-X2 erratum 3701772 2025-02-03 13:57:50 -06:00
cpu-ops.mk fix(cpus): workaround for Cortex-X2 erratum 3701772 2025-02-03 13:57:50 -06:00
errata_common.c fix(cpus): workaround for Cortex-X2 erratum 3701772 2025-02-03 13:57:50 -06:00
errata_report.c refactor(cpus): directly invoke errata reporter 2024-07-26 11:19:52 +01:00