mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-23 21:44:15 +00:00
f700423c1f
This BSEC service is a platform specific service. Implementation moved to the platform part. Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Change-Id: I1f70ed48a446860498ed111acce01187568538c9
108 lines
3.2 KiB
C
108 lines
3.2 KiB
C
/*
|
|
* Copyright (C) 2018-2019, STMicroelectronics - All Rights Reserved
|
|
* Copyright (c) 2018-2019, Linaro Limited
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef STM32MP_COMMON_H
|
|
#define STM32MP_COMMON_H
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <platform_def.h>
|
|
|
|
#include <arch_helpers.h>
|
|
|
|
/* Functions to save and get boot context address given by ROM code */
|
|
void stm32mp_save_boot_ctx_address(uintptr_t address);
|
|
uintptr_t stm32mp_get_boot_ctx_address(void);
|
|
|
|
bool stm32mp_is_single_core(void);
|
|
bool stm32mp_is_closed_device(void);
|
|
|
|
/* Return the base address of the DDR controller */
|
|
uintptr_t stm32mp_ddrctrl_base(void);
|
|
|
|
/* Return the base address of the DDR PHY */
|
|
uintptr_t stm32mp_ddrphyc_base(void);
|
|
|
|
/* Return the base address of the PWR peripheral */
|
|
uintptr_t stm32mp_pwr_base(void);
|
|
|
|
/* Return the base address of the RCC peripheral */
|
|
uintptr_t stm32mp_rcc_base(void);
|
|
|
|
/* Check MMU status to allow spinlock use */
|
|
bool stm32mp_lock_available(void);
|
|
|
|
/* Get IWDG platform instance ID from peripheral IO memory base address */
|
|
uint32_t stm32_iwdg_get_instance(uintptr_t base);
|
|
|
|
/* Return bitflag mask for expected IWDG configuration from OTP content */
|
|
uint32_t stm32_iwdg_get_otp_config(uint32_t iwdg_inst);
|
|
|
|
#if defined(IMAGE_BL2)
|
|
/* Update OTP shadow registers with IWDG configuration from device tree */
|
|
uint32_t stm32_iwdg_shadow_update(uint32_t iwdg_inst, uint32_t flags);
|
|
#endif
|
|
|
|
/*
|
|
* Platform util functions for the GPIO driver
|
|
* @bank: Target GPIO bank ID as per DT bindings
|
|
*
|
|
* Platform shall implement these functions to provide to stm32_gpio
|
|
* driver the resource reference for a target GPIO bank. That are
|
|
* memory mapped interface base address, interface offset (see below)
|
|
* and clock identifier.
|
|
*
|
|
* stm32_get_gpio_bank_offset() returns a bank offset that is used to
|
|
* check DT configuration matches platform implementation of the banks
|
|
* description.
|
|
*/
|
|
uintptr_t stm32_get_gpio_bank_base(unsigned int bank);
|
|
unsigned long stm32_get_gpio_bank_clock(unsigned int bank);
|
|
uint32_t stm32_get_gpio_bank_offset(unsigned int bank);
|
|
|
|
/* Print CPU information */
|
|
void stm32mp_print_cpuinfo(void);
|
|
|
|
/* Print board information */
|
|
void stm32mp_print_boardinfo(void);
|
|
|
|
/*
|
|
* Util for clock gating and to get clock rate for stm32 and platform drivers
|
|
* @id: Target clock ID, ID used in clock DT bindings
|
|
*/
|
|
bool stm32mp_clk_is_enabled(unsigned long id);
|
|
void stm32mp_clk_enable(unsigned long id);
|
|
void stm32mp_clk_disable(unsigned long id);
|
|
unsigned long stm32mp_clk_get_rate(unsigned long id);
|
|
|
|
/* Initialise the IO layer and register platform IO devices */
|
|
void stm32mp_io_setup(void);
|
|
|
|
static inline uint64_t arm_cnt_us2cnt(uint32_t us)
|
|
{
|
|
return ((uint64_t)us * (uint64_t)read_cntfrq()) / 1000000ULL;
|
|
}
|
|
|
|
static inline uint64_t timeout_init_us(uint32_t us)
|
|
{
|
|
return read_cntpct_el0() + arm_cnt_us2cnt(us);
|
|
}
|
|
|
|
static inline bool timeout_elapsed(uint64_t expire)
|
|
{
|
|
return read_cntpct_el0() > expire;
|
|
}
|
|
|
|
/*
|
|
* Check that the STM32 header of a .stm32 binary image is valid
|
|
* @param header: pointer to the stm32 image header
|
|
* @param buffer: address of the binary image (payload)
|
|
* @return: 0 on success, negative value in case of error
|
|
*/
|
|
int stm32mp_check_header(boot_api_image_header_t *header, uintptr_t buffer);
|
|
|
|
#endif /* STM32MP_COMMON_H */
|