mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-07 12:19:26 +00:00
08438e24e1
T210 is the latest chip in the Tegra family of SoCs from NVIDIA. It is an ARM v8 dual-cluster (A57/A53) SoC, with any one of the clusters being active at a given point in time. This patch adds support to boot the Trusted Firmware on T210 SoCs. The patch also adds support to boot secondary CPUs, enter/exit core power states for all CPUs in the slow/fast clusters. The support to switch between clusters is still not available in this patch and would be available later. Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
69 lines
2.7 KiB
C
69 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <console.h>
|
|
#include <tegra_def.h>
|
|
#include <xlat_tables.h>
|
|
|
|
/* sets of MMIO ranges setup */
|
|
#define MMIO_RANGE_0_ADDR 0x50000000
|
|
#define MMIO_RANGE_1_ADDR 0x60000000
|
|
#define MMIO_RANGE_2_ADDR 0x70000000
|
|
#define MMIO_RANGE_SIZE 0x200000
|
|
|
|
/*
|
|
* Table of regions to map using the MMU.
|
|
*/
|
|
static const mmap_region_t tegra_mmap[] = {
|
|
MAP_REGION_FLAT(MMIO_RANGE_0_ADDR, MMIO_RANGE_SIZE,
|
|
MT_DEVICE | MT_RW | MT_SECURE),
|
|
MAP_REGION_FLAT(MMIO_RANGE_1_ADDR, MMIO_RANGE_SIZE,
|
|
MT_DEVICE | MT_RW | MT_SECURE),
|
|
MAP_REGION_FLAT(MMIO_RANGE_2_ADDR, MMIO_RANGE_SIZE,
|
|
MT_DEVICE | MT_RW | MT_SECURE),
|
|
{0}
|
|
};
|
|
|
|
/*******************************************************************************
|
|
* Set up the pagetables as per the platform memory map & initialize the MMU
|
|
******************************************************************************/
|
|
const mmap_region_t *plat_get_mmio_map(void)
|
|
{
|
|
/* MMIO space */
|
|
return tegra_mmap;
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* Handler to get the System Counter Frequency
|
|
******************************************************************************/
|
|
uint64_t plat_get_syscnt_freq(void)
|
|
{
|
|
return 19200000;
|
|
}
|