mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-08 10:08:47 +00:00
3fc4124c75
Move the FVP port from plat/fvp to plat/arm/board/fvp. Also rename some of the files so they are consistently prefixed with fvp_. Update the platform makefiles accordingly. Change-Id: I7569affc3127d66405f1548fc81b878a858e61b7
113 lines
3.9 KiB
C
113 lines
3.9 KiB
C
/*
|
|
* Copyright (c) 2014-2015, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __PLATFORM_DEF_H__
|
|
#define __PLATFORM_DEF_H__
|
|
|
|
#include <arm_def.h>
|
|
#include <board_arm_def.h>
|
|
#include <common_def.h>
|
|
#include <tzc400.h>
|
|
#include <v2m_def.h>
|
|
#include "../fvp_def.h"
|
|
|
|
|
|
/*
|
|
* Most platform porting definitions provided by included headers
|
|
*/
|
|
|
|
/*
|
|
* Required ARM standard platform porting definitions
|
|
*/
|
|
#define PLAT_ARM_CLUSTER0_CORE_COUNT 4
|
|
#define PLAT_ARM_CLUSTER1_CORE_COUNT 4
|
|
|
|
#define PLAT_ARM_TRUSTED_ROM_BASE 0x00000000
|
|
#define PLAT_ARM_TRUSTED_ROM_SIZE 0x04000000 /* 64 MB */
|
|
|
|
#define PLAT_ARM_TRUSTED_DRAM_BASE 0x06000000
|
|
#define PLAT_ARM_TRUSTED_DRAM_SIZE 0x02000000 /* 32 MB */
|
|
|
|
/* No SCP in FVP */
|
|
#define PLAT_ARM_SCP_TZC_DRAM1_SIZE MAKE_ULL(0x0)
|
|
|
|
#define PLAT_ARM_DRAM2_SIZE MAKE_ULL(0x780000000)
|
|
|
|
#define PLAT_ARM_SHARED_RAM_CACHED 1
|
|
|
|
/*
|
|
* Load address of BL3-3 for this platform port
|
|
*/
|
|
#define PLAT_ARM_NS_IMAGE_OFFSET (ARM_DRAM1_BASE + 0x8000000)
|
|
|
|
|
|
/*
|
|
* PL011 related constants
|
|
*/
|
|
#define PLAT_ARM_BOOT_UART_BASE V2M_IOFPGA_UART0_BASE
|
|
#define PLAT_ARM_BOOT_UART_CLK_IN_HZ V2M_IOFPGA_UART0_CLK_IN_HZ
|
|
|
|
#define PLAT_ARM_CRASH_UART_BASE V2M_IOFPGA_UART1_BASE
|
|
#define PLAT_ARM_CRASH_UART_CLK_IN_HZ V2M_IOFPGA_UART1_CLK_IN_HZ
|
|
|
|
#define PLAT_ARM_TSP_UART_BASE V2M_IOFPGA_UART2_BASE
|
|
#define PLAT_ARM_TSP_UART_CLK_IN_HZ V2M_IOFPGA_UART2_CLK_IN_HZ
|
|
|
|
/* CCI related constants */
|
|
#define PLAT_ARM_CCI_BASE 0x2c090000
|
|
#define PLAT_ARM_CCI_CLUSTER0_SL_IFACE_IX 3
|
|
#define PLAT_ARM_CCI_CLUSTER1_SL_IFACE_IX 4
|
|
|
|
/* TrustZone controller related constants
|
|
*
|
|
* Currently only filters 0 and 2 are connected on Base FVP.
|
|
* Filter 0 : CPU clusters (no access to DRAM by default)
|
|
* Filter 1 : not connected
|
|
* Filter 2 : LCDs (access to VRAM allowed by default)
|
|
* Filter 3 : not connected
|
|
* Programming unconnected filters will have no effect at the
|
|
* moment. These filter could, however, be connected in future.
|
|
* So care should be taken not to configure the unused filters.
|
|
*
|
|
* Allow only non-secure access to all DRAM to supported devices.
|
|
* Give access to the CPUs and Virtio. Some devices
|
|
* would normally use the default ID so allow that too.
|
|
*/
|
|
#define PLAT_ARM_TZC_FILTERS REG_ATTR_FILTER_BIT(0)
|
|
|
|
#define PLAT_ARM_TZC_NS_DEV_ACCESS ( \
|
|
TZC_REGION_ACCESS_RDWR(FVP_NSAID_DEFAULT) | \
|
|
TZC_REGION_ACCESS_RDWR(FVP_NSAID_PCI) | \
|
|
TZC_REGION_ACCESS_RDWR(FVP_NSAID_AP) | \
|
|
TZC_REGION_ACCESS_RDWR(FVP_NSAID_VIRTIO) | \
|
|
TZC_REGION_ACCESS_RDWR(FVP_NSAID_VIRTIO_OLD))
|
|
|
|
|
|
#endif /* __PLATFORM_DEF_H__ */
|