mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-27 23:35:10 +00:00
82e18f8998
There are a number or ARMv7 Rockchip SoCs that are very similar in their bringup routines to the existing arm64 SoCs, so there is quite a high commonality possible here. Things like virtualization also need psci and hyp-mode and instead of trying to cram this into bootloaders like u-boot, barebox or coreboot (all used in the field), re-use the existing infrastructure in TF-A for this (both Rockchip plat support and armv7 support in general). So add core support for aarch32 Rockchip SoCs, with actual soc support following in a separate patch. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Change-Id: I298453985b5d8434934fc0c742fda719e994ba0b
39 lines
957 B
C
39 lines
957 B
C
/*
|
|
* Copyright (c) 2013-2016, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <platform_def.h>
|
|
|
|
#include <arch.h>
|
|
#include <lib/psci/psci.h>
|
|
|
|
#include <plat_private.h>
|
|
|
|
/*******************************************************************************
|
|
* This function returns the RockChip default topology tree information.
|
|
******************************************************************************/
|
|
const unsigned char *plat_get_power_domain_tree_desc(void)
|
|
{
|
|
return rockchip_power_domain_tree_desc;
|
|
}
|
|
|
|
int plat_core_pos_by_mpidr(u_register_t mpidr)
|
|
{
|
|
unsigned int cluster_id, cpu_id;
|
|
|
|
cpu_id = mpidr & MPIDR_AFFLVL_MASK;
|
|
#ifdef PLAT_RK_MPIDR_CLUSTER_MASK
|
|
cluster_id = mpidr & PLAT_RK_MPIDR_CLUSTER_MASK;
|
|
#else
|
|
cluster_id = mpidr & MPIDR_CLUSTER_MASK;
|
|
#endif
|
|
|
|
cpu_id += (cluster_id >> PLAT_RK_CLST_TO_CPUID_SHIFT);
|
|
|
|
if (cpu_id >= PLATFORM_CORE_COUNT)
|
|
return -1;
|
|
|
|
return cpu_id;
|
|
}
|