mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-03 17:38:39 +00:00
e366f8cf33
In the high system load situation, bus latency increase was observed and it made impact to other feature (e.g. audio dropouts). This is because some modules push as much as possible traffic into the DBSC4 CAM for execution, and make increasing bus latency. Re-defining swap priorities reduce this situation. This advice has been confirmed by hardware developer. Signed-off-by: Dien Pham <dien.pham.ry@renesas.com> Change-Id: Ifebafa883d5a997de6894198327a6025b64e4ee5
111 lines
3 KiB
C
111 lines
3 KiB
C
/*
|
|
* Copyright (c) 2015-2024, Renesas Electronics Corporation
|
|
* All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <common/debug.h>
|
|
|
|
#include "../qos_common.h"
|
|
#include "../qos_reg.h"
|
|
#include "qos_init_v3m.h"
|
|
|
|
#define RCAR_QOS_VERSION "rev.0.01"
|
|
|
|
#include "qos_init_v3m_mstat.h"
|
|
|
|
struct rcar_gen3_dbsc_qos_settings v3m_qos[] = {
|
|
/* BUFCAM settings */
|
|
{ DBSC_DBCAM0CNF1, 0x00048218U },
|
|
{ DBSC_DBCAM0CNF2, 0x000000F4 },
|
|
{ DBSC_DBSCHCNT0, 0x080F003F },
|
|
{ DBSC_DBSCHCNT1, 0x00001010 },
|
|
|
|
{ DBSC_DBSCHSZ0, 0x00000001 },
|
|
{ DBSC_DBSCHRW0, 0x22421111 },
|
|
{ DBSC_DBSCHRW1, 0x00180034 },
|
|
{ DBSC_SCFCTST0, 0x180B1708 },
|
|
{ DBSC_SCFCTST1, 0x0808070C },
|
|
{ DBSC_SCFCTST2, 0x012F1123 },
|
|
|
|
/* QoS Settings */
|
|
{ DBSC_DBSCHQOS00, 0x0000F000 },
|
|
{ DBSC_DBSCHQOS01, 0x0000E000 },
|
|
{ DBSC_DBSCHQOS02, 0x00007000 },
|
|
{ DBSC_DBSCHQOS03, 0x00000000 },
|
|
{ DBSC_DBSCHQOS40, 0x0000F000 },
|
|
{ DBSC_DBSCHQOS41, 0x0000EFFF },
|
|
{ DBSC_DBSCHQOS42, 0x0000B000 },
|
|
{ DBSC_DBSCHQOS43, 0x00000000 },
|
|
{ DBSC_DBSCHQOS90, 0x0000F000 },
|
|
{ DBSC_DBSCHQOS91, 0x0000EFFF },
|
|
{ DBSC_DBSCHQOS92, 0x0000D000 },
|
|
{ DBSC_DBSCHQOS93, 0x00000000 },
|
|
{ DBSC_DBSCHQOS130, 0x0000F000 },
|
|
{ DBSC_DBSCHQOS131, 0x0000EFFF },
|
|
{ DBSC_DBSCHQOS132, 0x0000E800 },
|
|
{ DBSC_DBSCHQOS133, 0x00007000 },
|
|
{ DBSC_DBSCHQOS140, 0x0000F000 },
|
|
{ DBSC_DBSCHQOS141, 0x0000EFFF },
|
|
{ DBSC_DBSCHQOS142, 0x0000E800 },
|
|
{ DBSC_DBSCHQOS143, 0x0000B000 },
|
|
{ DBSC_DBSCHQOS150, 0x000007D0 },
|
|
{ DBSC_DBSCHQOS151, 0x000007CF },
|
|
{ DBSC_DBSCHQOS152, 0x000005D0 },
|
|
{ DBSC_DBSCHQOS153, 0x000003D0 },
|
|
};
|
|
|
|
void qos_init_v3m(void)
|
|
{
|
|
return;
|
|
|
|
rcar_qos_dbsc_setting(v3m_qos, ARRAY_SIZE(v3m_qos), false);
|
|
|
|
#if !(RCAR_QOS_TYPE == RCAR_QOS_NONE)
|
|
#if RCAR_QOS_TYPE == RCAR_QOS_TYPE_DEFAULT
|
|
NOTICE("BL2: QoS is default setting(%s)\n", RCAR_QOS_VERSION);
|
|
#endif
|
|
|
|
/* Resource Alloc setting */
|
|
io_write_32(QOSCTRL_RAS, 0x00000020U);
|
|
io_write_32(QOSCTRL_FIXTH, 0x000F0005U);
|
|
io_write_32(QOSCTRL_REGGD, 0x00000004U);
|
|
io_write_64(QOSCTRL_DANN, 0x0202020104040200U);
|
|
io_write_32(QOSCTRL_DANT, 0x00201008U);
|
|
io_write_32(QOSCTRL_EC, 0x00080001U); /* need for H3 ES1 */
|
|
io_write_64(QOSCTRL_EMS, 0x0000000000000000U);
|
|
io_write_32(QOSCTRL_INSFC, 0x63C20001U);
|
|
io_write_32(QOSCTRL_BERR, 0x00000000U);
|
|
|
|
/* QOSBW setting */
|
|
io_write_32(QOSCTRL_SL_INIT, 0x0305007DU);
|
|
io_write_32(QOSCTRL_REF_ARS, 0x00330000U);
|
|
|
|
/* QOSBW SRAM setting */
|
|
uint32_t i;
|
|
|
|
for (i = 0U; i < ARRAY_SIZE(mstat_fix); i++) {
|
|
io_write_64(QOSBW_FIX_QOS_BANK0 + i * 8, mstat_fix[i]);
|
|
io_write_64(QOSBW_FIX_QOS_BANK1 + i * 8, mstat_fix[i]);
|
|
}
|
|
for (i = 0U; i < ARRAY_SIZE(mstat_be); i++) {
|
|
io_write_64(QOSBW_BE_QOS_BANK0 + i * 8, mstat_be[i]);
|
|
io_write_64(QOSBW_BE_QOS_BANK1 + i * 8, mstat_be[i]);
|
|
}
|
|
|
|
/* AXI-IF arbitration setting */
|
|
io_write_32(DBSC_AXARB, 0x18010000U);
|
|
|
|
/* Resource Alloc start */
|
|
io_write_32(QOSCTRL_RAEN, 0x00000001U);
|
|
|
|
/* QOSBW start */
|
|
io_write_32(QOSCTRL_STATQC, 0x00000001U);
|
|
|
|
#else
|
|
NOTICE("BL2: QoS is None\n");
|
|
#endif /* !(RCAR_QOS_TYPE == RCAR_QOS_NONE) */
|
|
}
|