mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-13 08:04:27 +00:00
7f304b02a8
Cortex-A510 erratum 2250311 is a Cat B erratum that applies to revisions r0p0, r0p1, r0p2, r0p3 and r1p0 and is fixed in r1p1. This erratum workaround is a bit different because it interacts with a feature supported in TFA. The typical method of implementing an errata workaround will not work in this case as the MPMM feature would just be re-enabled by context management at every core power on after being disabled by the errata framework. So in addition to disabling MPMM, this workaround also sets a flag in the MPMM runtime framework indicating that the feature should not be enabled even if ENABLE_MPMM=1. SDEN can be found here: https://developer.arm.com/documentation/SDEN2397239 Signed-off-by: John Powell <john.powell@arm.com> Change-Id: I7805756e65ec90b6ef8af47e200617c9e07a3a7e
86 lines
1.9 KiB
C
86 lines
1.9 KiB
C
/*
|
|
* Copyright (c) 2021-2022, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <common/debug.h>
|
|
#include <lib/mpmm/mpmm.h>
|
|
|
|
#include <plat/common/platform.h>
|
|
|
|
#if ENABLE_MPMM_FCONF
|
|
# include <lib/fconf/fconf.h>
|
|
# include <lib/fconf/fconf_mpmm_getter.h>
|
|
#endif
|
|
|
|
static uint64_t read_cpuppmcr_el3_mpmmpinctl(void)
|
|
{
|
|
return (read_cpuppmcr_el3() >> CPUPPMCR_EL3_MPMMPINCTL_SHIFT) &
|
|
CPUPPMCR_EL3_MPMMPINCTL_MASK;
|
|
}
|
|
|
|
static void write_cpumpmmcr_el3_mpmm_en(uint64_t mpmm_en)
|
|
{
|
|
uint64_t value = read_cpumpmmcr_el3();
|
|
|
|
value &= ~(CPUMPMMCR_EL3_MPMM_EN_MASK << CPUMPMMCR_EL3_MPMM_EN_SHIFT);
|
|
value |= (mpmm_en & CPUMPMMCR_EL3_MPMM_EN_MASK) <<
|
|
CPUMPMMCR_EL3_MPMM_EN_SHIFT;
|
|
|
|
write_cpumpmmcr_el3(value);
|
|
}
|
|
|
|
static bool mpmm_supported(void)
|
|
{
|
|
bool supported = false;
|
|
const struct mpmm_topology *topology;
|
|
|
|
#if ENABLE_MPMM_FCONF
|
|
topology = FCONF_GET_PROPERTY(mpmm, config, topology);
|
|
#else
|
|
topology = plat_mpmm_topology();
|
|
#endif /* ENABLE_MPMM_FCONF */
|
|
|
|
/*
|
|
* For the current core firstly try to find out if the platform
|
|
* configuration has claimed support for MPMM, then make sure that MPMM
|
|
* is controllable through the system registers.
|
|
*/
|
|
|
|
if (topology != NULL) {
|
|
unsigned int core_pos = plat_my_core_pos();
|
|
|
|
supported = topology->cores[core_pos].supported &&
|
|
(read_cpuppmcr_el3_mpmmpinctl() == 0U);
|
|
} else {
|
|
ERROR("MPMM: failed to generate MPMM topology\n");
|
|
}
|
|
|
|
return supported;
|
|
}
|
|
|
|
/* Defaults to false */
|
|
static bool mpmm_disable_for_errata;
|
|
|
|
void mpmm_enable(void)
|
|
{
|
|
if (mpmm_supported()) {
|
|
if (mpmm_disable_for_errata) {
|
|
WARN("MPMM: disabled by errata workaround\n");
|
|
return;
|
|
}
|
|
write_cpumpmmcr_el3_mpmm_en(1U);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* This function is called from assembly code very early in BL31 so it must be
|
|
* small and simple.
|
|
*/
|
|
void mpmm_errata_disable(void)
|
|
{
|
|
mpmm_disable_for_errata = true;
|
|
}
|