mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 17:44:19 +00:00
1fe4a9d181
Implements the loop workaround for Cortex-A77, Cortex-A78, Cortex-A710, Cortex-X2, Neoverse N1, Neoverse N2 and Neoverse V1 CPUs. Signed-off-by: Bipin Ravi <bipin.ravi@arm.com> Change-Id: I11d342df7a2068a15e18f4974c645af3b341235b
31 lines
694 B
ArmAsm
31 lines
694 B
ArmAsm
/*
|
|
* Copyright (c) 2022, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <context.h>
|
|
|
|
#if WORKAROUND_CVE_2022_23960
|
|
/*
|
|
* This macro applies the mitigation for CVE-2022-23960.
|
|
* The macro saves x2-x3 to the CPU context.
|
|
* SP should point to the CPU context.
|
|
*/
|
|
.macro apply_cve_2022_23960_bhb_wa _bhb_loop_count
|
|
stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
|
|
|
|
/* CVE-BHB-NUM loop count */
|
|
mov x2, \_bhb_loop_count
|
|
|
|
1:
|
|
/* b pc+4 part of the workaround */
|
|
b 2f
|
|
2:
|
|
subs x2, x2, #1
|
|
bne 1b
|
|
dsb sy
|
|
isb
|
|
ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
|
|
.endm
|
|
#endif /* WORKAROUND_CVE_2022_23960 */
|