mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-22 12:34:19 +00:00
4796d2d9bb
Changes have been made in NPU firmware version 13 around error handling which require some different register values to be set in AUXCTLR and SYSCTRL1. SiP service version number has been bumped up to 15 to reflect these changes. Change-Id: I6cda0048dc75df2150f7a0fe25f12ba6bf119ced Signed-off-by: Rob Hughes <robert.hughes@arm.com>
82 lines
2.5 KiB
C
82 lines
2.5 KiB
C
/*
|
|
* Copyright (c) 2021-2023, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef ETHOSN_H
|
|
#define ETHOSN_H
|
|
|
|
#include <lib/smccc.h>
|
|
|
|
/* Function numbers */
|
|
#define ETHOSN_FNUM_VERSION U(0x50)
|
|
#define ETHOSN_FNUM_IS_SEC U(0x51)
|
|
#define ETHOSN_FNUM_HARD_RESET U(0x52)
|
|
#define ETHOSN_FNUM_SOFT_RESET U(0x53)
|
|
#define ETHOSN_FNUM_IS_SLEEPING U(0x54)
|
|
#define ETHOSN_FNUM_GET_FW_PROP U(0x55)
|
|
#define ETHOSN_FNUM_BOOT_FW U(0x56)
|
|
/* 0x57-0x5F reserved for future use */
|
|
|
|
/* Properties for ETHOSN_FNUM_TZMP_GET_FW_PROP */
|
|
#define ETHOSN_FW_PROP_VERSION U(0xF00)
|
|
#define ETHOSN_FW_PROP_MEM_INFO U(0xF01)
|
|
#define ETHOSN_FW_PROP_OFFSETS U(0xF02)
|
|
#define ETHOSN_FW_PROP_VA_MAP U(0xF03)
|
|
|
|
/* SMC64 function IDs */
|
|
#define ETHOSN_FID_64(func_num) U(0xC2000000 | func_num)
|
|
#define ETHOSN_FID_VERSION_64 ETHOSN_FID_64(ETHOSN_FNUM_VERSION)
|
|
#define ETHOSN_FID_IS_SEC_64 ETHOSN_FID_64(ETHOSN_FNUM_IS_SEC)
|
|
#define ETHOSN_FID_HARD_RESET_64 ETHOSN_FID_64(ETHOSN_FNUM_HARD_RESET)
|
|
#define ETHOSN_FID_SOFT_RESET_64 ETHOSN_FID_64(ETHOSN_FNUM_SOFT_RESET)
|
|
|
|
/* SMC32 function IDs */
|
|
#define ETHOSN_FID_32(func_num) U(0x82000000 | func_num)
|
|
#define ETHOSN_FID_VERSION_32 ETHOSN_FID_32(ETHOSN_FNUM_VERSION)
|
|
#define ETHOSN_FID_IS_SEC_32 ETHOSN_FID_32(ETHOSN_FNUM_IS_SEC)
|
|
#define ETHOSN_FID_HARD_RESET_32 ETHOSN_FID_32(ETHOSN_FNUM_HARD_RESET)
|
|
#define ETHOSN_FID_SOFT_RESET_32 ETHOSN_FID_32(ETHOSN_FNUM_SOFT_RESET)
|
|
|
|
#define ETHOSN_NUM_SMC_CALLS 8
|
|
|
|
/* Macro to identify function calls */
|
|
#define ETHOSN_FID_MASK U(0xFFF0)
|
|
#define ETHOSN_FID_VALUE U(0x50)
|
|
#define is_ethosn_fid(_fid) (((_fid) & ETHOSN_FID_MASK) == ETHOSN_FID_VALUE)
|
|
|
|
/* Service version */
|
|
#define ETHOSN_VERSION_MAJOR U(4)
|
|
#define ETHOSN_VERSION_MINOR U(0)
|
|
|
|
/* Return codes for function calls */
|
|
#define ETHOSN_SUCCESS 0
|
|
#define ETHOSN_NOT_SUPPORTED -1
|
|
/* -2 Reserved for NOT_REQUIRED */
|
|
#define ETHOSN_INVALID_PARAMETER -3
|
|
#define ETHOSN_FAILURE -4
|
|
#define ETHOSN_UNKNOWN_CORE_ADDRESS -5
|
|
#define ETHOSN_UNKNOWN_ALLOCATOR_IDX -6
|
|
#define ETHOSN_INVALID_CONFIGURATION -7
|
|
#define ETHOSN_INVALID_STATE -8
|
|
|
|
/*
|
|
* Argument types for soft and hard resets to indicate whether to reset
|
|
* and reconfigure the NPU or only halt it
|
|
*/
|
|
#define ETHOSN_RESET_TYPE_FULL U(0)
|
|
#define ETHOSN_RESET_TYPE_HALT U(1)
|
|
|
|
int ethosn_smc_setup(void);
|
|
|
|
uintptr_t ethosn_smc_handler(uint32_t smc_fid,
|
|
u_register_t core_addr,
|
|
u_register_t asset_alloc_idx,
|
|
u_register_t reset_type,
|
|
u_register_t x4,
|
|
void *cookie,
|
|
void *handle,
|
|
u_register_t flags);
|
|
|
|
#endif /* ETHOSN_H */
|