mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 09:04:17 +00:00
82cb2c1ad9
To make software license auditing simpler, use SPDX[0] license identifiers instead of duplicating the license text in every file. NOTE: Files that have been imported by FreeBSD have not been modified. [0]: https://spdx.org/ Change-Id: I80a00e1f641b8cc075ca5a95b10607ed9ed8761a Signed-off-by: dp-arm <dimitris.papastamos@arm.com>
293 lines
8.5 KiB
C
293 lines
8.5 KiB
C
/*
|
|
* Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <assert.h>
|
|
#include <gic_common.h>
|
|
#include <mmio.h>
|
|
#include "gic_common_private.h"
|
|
|
|
/*******************************************************************************
|
|
* GIC Distributor interface accessors for reading entire registers
|
|
******************************************************************************/
|
|
/*
|
|
* Accessor to read the GIC Distributor IGROUPR corresponding to the interrupt
|
|
* `id`, 32 interrupt ids at a time.
|
|
*/
|
|
unsigned int gicd_read_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> IGROUPR_SHIFT;
|
|
return mmio_read_32(base + GICD_IGROUPR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ISENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt ids at a time.
|
|
*/
|
|
unsigned int gicd_read_isenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ISENABLER_SHIFT;
|
|
return mmio_read_32(base + GICD_ISENABLER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICENABLER_SHIFT;
|
|
return mmio_read_32(base + GICD_ICENABLER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ISPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_ispendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ISPENDR_SHIFT;
|
|
return mmio_read_32(base + GICD_ISPENDR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icpendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICPENDR_SHIFT;
|
|
return mmio_read_32(base + GICD_ICPENDR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ISACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_isactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ISACTIVER_SHIFT;
|
|
return mmio_read_32(base + GICD_ISACTIVER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICACTIVER_SHIFT;
|
|
return mmio_read_32(base + GICD_ICACTIVER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor IPRIORITYR corresponding to the
|
|
* interrupt `id`, 4 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_ipriorityr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> IPRIORITYR_SHIFT;
|
|
return mmio_read_32(base + GICD_IPRIORITYR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICGFR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icfgr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICFGR_SHIFT;
|
|
return mmio_read_32(base + GICD_ICFGR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor NSACR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_nsacr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> NSACR_SHIFT;
|
|
return mmio_read_32(base + GICD_NSACR + (n << 2));
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* GIC Distributor interface accessors for writing entire registers
|
|
******************************************************************************/
|
|
/*
|
|
* Accessor to write the GIC Distributor IGROUPR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_igroupr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> IGROUPR_SHIFT;
|
|
mmio_write_32(base + GICD_IGROUPR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ISENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_isenabler(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ISENABLER_SHIFT;
|
|
mmio_write_32(base + GICD_ISENABLER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icenabler(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICENABLER_SHIFT;
|
|
mmio_write_32(base + GICD_ICENABLER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ISPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_ispendr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ISPENDR_SHIFT;
|
|
mmio_write_32(base + GICD_ISPENDR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icpendr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICPENDR_SHIFT;
|
|
mmio_write_32(base + GICD_ICPENDR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ISACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_isactiver(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ISACTIVER_SHIFT;
|
|
mmio_write_32(base + GICD_ISACTIVER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icactiver(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICACTIVER_SHIFT;
|
|
mmio_write_32(base + GICD_ICACTIVER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor IPRIORITYR corresponding to the
|
|
* interrupt `id`, 4 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_ipriorityr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> IPRIORITYR_SHIFT;
|
|
mmio_write_32(base + GICD_IPRIORITYR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICFGR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icfgr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICFGR_SHIFT;
|
|
mmio_write_32(base + GICD_ICFGR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor NSACR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_nsacr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> NSACR_SHIFT;
|
|
mmio_write_32(base + GICD_NSACR + (n << 2), val);
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* GIC Distributor functions for accessing the GIC registers
|
|
* corresponding to a single interrupt ID. These functions use bitwise
|
|
* operations or appropriate register accesses to modify or return
|
|
* the bit-field corresponding the single interrupt ID.
|
|
******************************************************************************/
|
|
unsigned int gicd_get_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << IGROUPR_SHIFT) - 1);
|
|
unsigned int reg_val = gicd_read_igroupr(base, id);
|
|
|
|
return (reg_val >> bit_num) & 0x1;
|
|
}
|
|
|
|
void gicd_set_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << IGROUPR_SHIFT) - 1);
|
|
unsigned int reg_val = gicd_read_igroupr(base, id);
|
|
|
|
gicd_write_igroupr(base, id, reg_val | (1 << bit_num));
|
|
}
|
|
|
|
void gicd_clr_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << IGROUPR_SHIFT) - 1);
|
|
unsigned int reg_val = gicd_read_igroupr(base, id);
|
|
|
|
gicd_write_igroupr(base, id, reg_val & ~(1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_isenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ISENABLER_SHIFT) - 1);
|
|
|
|
gicd_write_isenabler(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_icenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ICENABLER_SHIFT) - 1);
|
|
|
|
gicd_write_icenabler(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_ispendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ISPENDR_SHIFT) - 1);
|
|
|
|
gicd_write_ispendr(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_icpendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ICPENDR_SHIFT) - 1);
|
|
|
|
gicd_write_icpendr(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_isactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ISACTIVER_SHIFT) - 1);
|
|
|
|
gicd_write_isactiver(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_icactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ICACTIVER_SHIFT) - 1);
|
|
|
|
gicd_write_icactiver(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_ipriorityr(uintptr_t base, unsigned int id, unsigned int pri)
|
|
{
|
|
mmio_write_8(base + GICD_IPRIORITYR + id, pri & GIC_PRI_MASK);
|
|
}
|