laurenw-arm 80942622fe Neoverse N1 Errata Workaround 1542419 ... Coherent I-cache is causing a prefetch violation where when the core executes an instruction that has recently been modified, the core might fetch a stale instruction which violates the ordering of instruction fetches. The workaround includes an instruction sequence to implementation defined registers to trap all EL0 IC IVAU instructions to EL3 and a trap handler to execute a TLB inner-shareable invalidation to an arbitrary address followed by a DSB. Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> Change-Id: Ic3b7cbb11cf2eaf9005523ef5578a372593ae4d6		2019-10-04 19:31:24 +03:00
..
bl31_entrypoint.S	Refactor ARMv8.3 Pointer Authentication support code	2019-09-13 14:11:59 +01:00
crash_reporting.S	Move assembly newline function into common debug code	2019-08-29 12:00:59 +00:00
ea_delegate.S	Neoverse N1 Errata Workaround 1542419	2019-10-04 19:31:24 +03:00
runtime_exceptions.S	Refactor ARMv8.3 Pointer Authentication support code	2019-09-13 14:11:59 +01:00