mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-18 10:34:19 +00:00

This adds BL2 support for Intel Stratix 10 SoC FPGA. Functionality includes: - Release and setup peripherals from reset - Calibrate DDR - ECC DDR Scrubbing - Load FIP (bl31 and bl33) Signed-off-by: Loh Tien Hock <tien.hock.loh@intel.com>
57 lines
1.5 KiB
C
57 lines
1.5 KiB
C
/*
|
|
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch_helpers.h>
|
|
#include <lib/xlat_tables/xlat_tables.h>
|
|
#include <lib/mmio.h>
|
|
#include <platform_def.h>
|
|
|
|
unsigned int plat_get_syscnt_freq2(void)
|
|
{
|
|
return PLAT_SYS_COUNTER_FREQ_IN_TICKS;
|
|
}
|
|
|
|
unsigned long plat_get_ns_image_entrypoint(void)
|
|
{
|
|
return PLAT_NS_IMAGE_OFFSET;
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Gets SPSR for BL32 entry
|
|
*****************************************************************************/
|
|
uint32_t plat_get_spsr_for_bl32_entry(void)
|
|
{
|
|
/*
|
|
* The Secure Payload Dispatcher service is responsible for
|
|
* setting the SPSR prior to entry into the BL32 image.
|
|
*/
|
|
return 0;
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Gets SPSR for BL33 entry
|
|
*****************************************************************************/
|
|
uint32_t plat_get_spsr_for_bl33_entry(void)
|
|
{
|
|
unsigned long el_status;
|
|
unsigned int mode;
|
|
uint32_t spsr;
|
|
|
|
/* Figure out what mode we enter the non-secure world in */
|
|
el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT;
|
|
el_status &= ID_AA64PFR0_ELX_MASK;
|
|
|
|
mode = (el_status) ? MODE_EL2 : MODE_EL1;
|
|
|
|
/*
|
|
* TODO: Consider the possibility of specifying the SPSR in
|
|
* the FIP ToC and allowing the platform to have a say as
|
|
* well.
|
|
*/
|
|
spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS);
|
|
return spsr;
|
|
}
|
|
|