mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 18:14:24 +00:00
03fa6f4250
Currently, PLM IPI command supports total 8 32-bit payloads. But existing logic to read IPI response in TF-A is trying to read 9 32-bit payloads (ret status + 8 ret payloads) in case of IPI_CRC_CHECK enabled which is incorrect. So, fix logic to read only 8 32-bit payloads (ret status + 6 ret payloads + CRC) in case when IPI_CRC_CHECK is enabled and read 7 32-bit payloads (ret status + 5 ret payloads + CRC) in case when IPI_CRC_CHECK is disabled. Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com> Change-Id: I0abca2f787cc7a66fdd5522e6bd15a9771029071
67 lines
1.7 KiB
C
67 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2013-2018, Arm Limited and Contributors. All rights reserved.
|
|
* Copyright (c) 2022-2024, Advanced Micro Devices, Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/*
|
|
* Contains definitions of commonly used macros and data types needed
|
|
* for PU Power Management. This file should be common for all PU's.
|
|
*/
|
|
|
|
#ifndef PM_COMMON_H
|
|
#define PM_COMMON_H
|
|
|
|
#include <stdint.h>
|
|
#include <plat_pm_common.h>
|
|
|
|
#if IPI_CRC_CHECK
|
|
#define PAYLOAD_ARG_CNT 8U
|
|
#define RET_PAYLOAD_ARG_CNT 7U
|
|
#define IPI_W0_TO_W6_SIZE 28U
|
|
#define PAYLOAD_CRC_POS 7U
|
|
#define CRC_INIT_VALUE 0x4F4EU
|
|
#define CRC_ORDER 16U
|
|
#define CRC_POLYNOM 0x8005U
|
|
#else
|
|
#define PAYLOAD_ARG_CNT 7U
|
|
#define RET_PAYLOAD_ARG_CNT 6U
|
|
#endif
|
|
#define PAYLOAD_ARG_SIZE 4U /* size in bytes */
|
|
|
|
#define TZ_VERSION_MAJOR 1
|
|
#define TZ_VERSION_MINOR 0
|
|
#define TZ_VERSION ((TZ_VERSION_MAJOR << 16) | \
|
|
TZ_VERSION_MINOR)
|
|
|
|
/**
|
|
* struct pm_ipi - struct for capturing IPI-channel specific info.
|
|
* @local_ipi_id: Local IPI agent ID.
|
|
* @remote_ipi_id: Remote IPI Agent ID.
|
|
* @buffer_base: base address for payload buffer.
|
|
*
|
|
*/
|
|
struct pm_ipi {
|
|
const uint32_t local_ipi_id;
|
|
const uint32_t remote_ipi_id;
|
|
const uintptr_t buffer_base;
|
|
};
|
|
|
|
/**
|
|
* struct pm_proc - struct for capturing processor related info.
|
|
* @node_id: node-ID of the processor.
|
|
* @pwrdn_mask: cpu-specific mask to be used for power control register.
|
|
* @ipi: pointer to IPI channel structure.
|
|
* (in APU all processors share one IPI channel)
|
|
*
|
|
*/
|
|
struct pm_proc {
|
|
const uint32_t node_id;
|
|
const uint32_t pwrdn_mask;
|
|
const struct pm_ipi *ipi;
|
|
};
|
|
|
|
const struct pm_proc *pm_get_proc(uint32_t cpuid);
|
|
|
|
#endif /* PM_COMMON_H */
|