mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 10:04:26 +00:00
e488307124
Adapt to use errata frame-work cpu macro helpers for following cpus: - cortex-a520 - cortex-a720 - cortex-x4 - cortex-chaberton - cortex-blackhawk - Use sysreg_bit_set helper macro for enabling of any system register bit field. - Use errata_report_shim macro for reporting errata. - Use cpu_reset_func_start/end helpers for adding cpu reset functions. Testing: - Manual comparison of disassembly with and without conversion. - Using the test script in gerrit - 19136 - Building with erratas and stepping through from ArmDS and running tftf. Change-Id: I954fb603aa3746e02f2288656b98148d9cfd7843 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
66 lines
2 KiB
ArmAsm
66 lines
2 KiB
ArmAsm
/*
|
|
* Copyright (c) 2023, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch.h>
|
|
#include <asm_macros.S>
|
|
#include <common/bl_common.h>
|
|
#include <cortex_chaberton.h>
|
|
#include <cpu_macros.S>
|
|
#include <plat_macros.S>
|
|
|
|
/* Hardware handled coherency */
|
|
#if HW_ASSISTED_COHERENCY == 0
|
|
#error "Cortex Chaberton must be compiled with HW_ASSISTED_COHERENCY enabled"
|
|
#endif
|
|
|
|
/* 64-bit only core */
|
|
#if CTX_INCLUDE_AARCH32_REGS == 1
|
|
#error "Cortex Chaberton supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
|
|
#endif
|
|
|
|
cpu_reset_func_start cortex_chaberton
|
|
/* Disable speculative loads */
|
|
msr SSBS, xzr
|
|
cpu_reset_func_end cortex_chaberton
|
|
|
|
/* ----------------------------------------------------
|
|
* HW will do the cache maintenance while powering down
|
|
* ----------------------------------------------------
|
|
*/
|
|
func cortex_chaberton_core_pwr_dwn
|
|
/* ---------------------------------------------------
|
|
* Enable CPU power down bit in power control register
|
|
* ---------------------------------------------------
|
|
*/
|
|
sysreg_bit_set CORTEX_CHABERTON_CPUPWRCTLR_EL1, CORTEX_CHABERTON_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
|
|
isb
|
|
ret
|
|
endfunc cortex_chaberton_core_pwr_dwn
|
|
|
|
errata_report_shim cortex_chaberton
|
|
|
|
/* ---------------------------------------------
|
|
* This function provides Cortex Chaberton specific
|
|
* register information for crash reporting.
|
|
* It needs to return with x6 pointing to
|
|
* a list of register names in ascii and
|
|
* x8 - x15 having values of registers to be
|
|
* reported.
|
|
* ---------------------------------------------
|
|
*/
|
|
.section .rodata.cortex_chaberton_regs, "aS"
|
|
cortex_chaberton_regs: /* The ascii list of register names to be reported */
|
|
.asciz "cpuectlr_el1", ""
|
|
|
|
func cortex_chaberton_cpu_reg_dump
|
|
adr x6, cortex_chaberton_regs
|
|
mrs x8, CORTEX_CHABERTON_CPUECTLR_EL1
|
|
ret
|
|
endfunc cortex_chaberton_cpu_reg_dump
|
|
|
|
declare_cpu_ops cortex_chaberton, CORTEX_CHABERTON_MIDR, \
|
|
cortex_chaberton_reset_func, \
|
|
cortex_chaberton_core_pwr_dwn
|