mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-25 22:35:42 +00:00
dea417cdd6
Call the GICv2 driver API to initialise per-PE target mask. Change-Id: Idc7eb0d906a5379f4c05917af05c90613057ab97 Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
94 lines
3.1 KiB
C
94 lines
3.1 KiB
C
/*
|
|
* Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <gicv2.h>
|
|
#include <plat_arm.h>
|
|
#include <platform.h>
|
|
#include <platform_def.h>
|
|
|
|
/******************************************************************************
|
|
* The following functions are defined as weak to allow a platform to override
|
|
* the way the GICv2 driver is initialised and used.
|
|
*****************************************************************************/
|
|
#pragma weak plat_arm_gic_driver_init
|
|
#pragma weak plat_arm_gic_init
|
|
#pragma weak plat_arm_gic_cpuif_enable
|
|
#pragma weak plat_arm_gic_cpuif_disable
|
|
#pragma weak plat_arm_gic_pcpu_init
|
|
|
|
/******************************************************************************
|
|
* On a GICv2 system, the Group 1 secure interrupts are treated as Group 0
|
|
* interrupts.
|
|
*****************************************************************************/
|
|
static const unsigned int g0_interrupt_array[] = {
|
|
PLAT_ARM_G1S_IRQS,
|
|
PLAT_ARM_G0_IRQS
|
|
};
|
|
|
|
static unsigned int target_mask_array[PLATFORM_CORE_COUNT];
|
|
|
|
static const gicv2_driver_data_t arm_gic_data = {
|
|
.gicd_base = PLAT_ARM_GICD_BASE,
|
|
.gicc_base = PLAT_ARM_GICC_BASE,
|
|
.g0_interrupt_num = ARRAY_SIZE(g0_interrupt_array),
|
|
.g0_interrupt_array = g0_interrupt_array,
|
|
.target_masks = target_mask_array,
|
|
.target_masks_num = ARRAY_SIZE(target_mask_array),
|
|
};
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to initialize the GICv2 only driver.
|
|
*****************************************************************************/
|
|
void plat_arm_gic_driver_init(void)
|
|
{
|
|
gicv2_driver_init(&arm_gic_data);
|
|
}
|
|
|
|
void plat_arm_gic_init(void)
|
|
{
|
|
gicv2_distif_init();
|
|
gicv2_pcpu_distif_init();
|
|
gicv2_cpuif_enable();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to enable the GICv2 CPU interface
|
|
*****************************************************************************/
|
|
void plat_arm_gic_cpuif_enable(void)
|
|
{
|
|
gicv2_cpuif_enable();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to disable the GICv2 CPU interface
|
|
*****************************************************************************/
|
|
void plat_arm_gic_cpuif_disable(void)
|
|
{
|
|
gicv2_cpuif_disable();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to initialize the per cpu distributor interface in GICv2
|
|
*****************************************************************************/
|
|
void plat_arm_gic_pcpu_init(void)
|
|
{
|
|
gicv2_pcpu_distif_init();
|
|
gicv2_set_pe_target_mask(plat_my_core_pos());
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Stubs for Redistributor power management. Although GICv2 doesn't have
|
|
* Redistributor interface, these are provided for the sake of uniform GIC API
|
|
*****************************************************************************/
|
|
void plat_arm_gic_redistif_on(void)
|
|
{
|
|
return;
|
|
}
|
|
|
|
void plat_arm_gic_redistif_off(void)
|
|
{
|
|
return;
|
|
}
|