mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 10:04:26 +00:00
1083b2b315
Also change header guards to fix defects of MISRA C-2012 Rule 21.1. Change-Id: Ied0d4b0e557ef6119ab669d106d2ac5d99620c57 Acked-by: Sumit Garg <sumit.garg@linaro.org> Acked-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
35 lines
852 B
C
35 lines
852 B
C
/*
|
|
* Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef BOARD_DEF_H
|
|
#define BOARD_DEF_H
|
|
|
|
#include <utils_def.h>
|
|
|
|
/* The ports must be in order and contiguous */
|
|
#define K3_CLUSTER0_CORE_COUNT 2
|
|
#define K3_CLUSTER0_MSMC_PORT 0
|
|
|
|
#define K3_CLUSTER1_CORE_COUNT 2
|
|
#define K3_CLUSTER1_MSMC_PORT 1
|
|
|
|
#define K3_CLUSTER2_CORE_COUNT 2
|
|
#define K3_CLUSTER2_MSMC_PORT 2
|
|
|
|
#define K3_CLUSTER3_CORE_COUNT 2
|
|
#define K3_CLUSTER3_MSMC_PORT 3
|
|
|
|
/*
|
|
* This RAM will be used for the bootloader including code, bss, and stacks.
|
|
* It may need to be increased if BL31 grows in size.
|
|
*/
|
|
#define SEC_SRAM_BASE 0x70000000 /* Base of MSMC SRAM */
|
|
#define SEC_SRAM_SIZE 0x00020000 /* 128k */
|
|
|
|
#define PLAT_MAX_OFF_STATE U(2)
|
|
#define PLAT_MAX_RET_STATE U(1)
|
|
|
|
#endif /* BOARD_DEF_H */
|