mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
32a87d4400
SDMMC is 1 of the boot source for Agilex5 and legacy products. By enabling this, ATF is able to read out the DTB binary and loaded it to DDR for Linux boot. Change-Id: Ida303fb43ea63013a08083ce65952c5ad4e28f93 Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>
54 lines
1.7 KiB
Makefile
54 lines
1.7 KiB
Makefile
#
|
|
# Copyright (c) 2020-2022, Intel Corporation. All rights reserved.
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
PLAT_INCLUDES := \
|
|
-Iplat/intel/soc/n5x/include/ \
|
|
-Iplat/intel/soc/common/drivers/ \
|
|
-Iplat/intel/soc/common/include/
|
|
|
|
# Include GICv2 driver files
|
|
include drivers/arm/gic/v2/gicv2.mk
|
|
DM_GICv2_SOURCES := \
|
|
${GICV2_SOURCES} \
|
|
plat/common/plat_gicv2.c
|
|
|
|
|
|
PLAT_BL_COMMON_SOURCES := \
|
|
${DM_GICv2_SOURCES} \
|
|
drivers/delay_timer/delay_timer.c \
|
|
drivers/delay_timer/generic_delay_timer.c \
|
|
drivers/ti/uart/aarch64/16550_console.S \
|
|
lib/xlat_tables/aarch64/xlat_tables.c \
|
|
lib/xlat_tables/xlat_tables_common.c \
|
|
plat/intel/soc/common/aarch64/platform_common.c \
|
|
plat/intel/soc/common/aarch64/plat_helpers.S \
|
|
plat/intel/soc/common/socfpga_delay_timer.c \
|
|
plat/intel/soc/common/drivers/ccu/ncore_ccu.c
|
|
|
|
BL2_SOURCES +=
|
|
|
|
BL31_SOURCES += \
|
|
drivers/arm/cci/cci.c \
|
|
lib/cpus/aarch64/aem_generic.S \
|
|
lib/cpus/aarch64/cortex_a53.S \
|
|
plat/common/plat_psci_common.c \
|
|
plat/intel/soc/n5x/bl31_plat_setup.c \
|
|
plat/intel/soc/n5x/soc/n5x_clock_manager.c \
|
|
plat/intel/soc/common/socfpga_psci.c \
|
|
plat/intel/soc/common/socfpga_sip_svc.c \
|
|
plat/intel/soc/common/socfpga_sip_svc_v2.c \
|
|
plat/intel/soc/common/socfpga_topology.c \
|
|
plat/intel/soc/common/sip/socfpga_sip_ecc.c \
|
|
plat/intel/soc/common/sip/socfpga_sip_fcs.c \
|
|
plat/intel/soc/common/soc/socfpga_mailbox.c \
|
|
plat/intel/soc/common/soc/socfpga_reset_manager.c
|
|
|
|
$(eval $(call add_define,ARM_PRELOADED_DTB_BASE))
|
|
|
|
PROGRAMMABLE_RESET_ADDRESS := 0
|
|
RESET_TO_BL2 := 1
|
|
BL2_INV_DCACHE := 0
|
|
USE_COHERENT_MEM := 1
|